An Open-Source EDA Flow for Asynchronous Logic

<italic>Editor’s note:</italic> This article presents an open-source EDA flow for digital asynchronous circuits, capable of supporting many different families of asynchronous circuit families from logic synthesis all the way down to GDSII. — <italic>Sherief Reda, Brown University</italic> — <italic>Leon Stock, IBM</italic> — <italic>Pierre-Emmanuel Gaillardon, University of Utah</italic>

[1]  Robert Karmazin,et al.  cellTK: Automated Layout for Asynchronous Circuits with Nonstandard Cells , 2013, 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems.

[2]  Keshav Pingali,et al.  Parallel graph analytics , 2016, Commun. ACM.

[3]  Robert E. Tarjan,et al.  Faster parametric shortest path and minimum-balance algorithms , 1991, Networks.

[4]  Ivan E. Sutherland,et al.  GasP: a minimal FIFO control , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[5]  Yoram Moses,et al.  On Using Time Without Clocks via Zigzag Causality , 2017, PODC.

[6]  Steven M. Nowick,et al.  Asynchronous Design—Part 1: Overview and Recent Advances , 2015, IEEE Design & Test.

[7]  Yoram Moses,et al.  The Eventual C-Element Theorem for Delay-Insensitive Asynchronous Circuits , 2017, 2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[8]  Yoram Moses,et al.  Asynchronous Signalling Processes , 2019, 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[9]  Gaetano Borriello,et al.  An Algorithm for Exact Bounds on the Time Separation of Events in Concurrent Systems , 1995, IEEE Trans. Computers.

[10]  Rajit Manohar,et al.  Exact Timing Analysis for Asynchronous Systems , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Keshav Pingali,et al.  Ordered vs. unordered: a comparison of parallelism and work-efficiency in irregular algorithms , 2011, PPoPP '11.

[12]  Kenneth S. Stevens,et al.  Modeling and verifying circuits using generalized relative timing , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[13]  Rajit Manohar,et al.  Dali: A Gridded Cell Placement Flow , 2020, 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD).

[14]  Bin Wu,et al.  OpenRAM: An open-source memory compiler , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[15]  Bernard Brezzo,et al.  TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Keshav Pingali,et al.  Unlocking Fine-Grain Parallelism for AIG Rewriting , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[17]  Paul I. Pénzes,et al.  The design of an asynchronous MIPS R3000 microprocessor , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[18]  Jens Sparsø,et al.  A Behavioral Synthesis Frontend to the Haste/TiDE Design Flow , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.

[19]  Stephen Longfield,et al.  Timing Driven Placement for Quasi Delay-Insensitive Circuits , 2015, 2015 21st IEEE International Symposium on Asynchronous Circuits and Systems.

[20]  Philip Brisk,et al.  Parallel FPGA routing based on the operator formulation , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[21]  Keshav Pingali,et al.  The tao of parallelism in algorithms , 2011, PLDI '11.

[22]  Keshav Pingali,et al.  Cyclone: A Static Timing and Power Engine for Asynchronous Circuits , 2020, 2020 26th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[23]  Alain J. Martin.  The limitations to delay-insensitivity in asynchronous circuits , 1990 .

[24]  C. A. R. Hoare,et al.  Communicating sequential processes , 1978, CACM.

[25]  Peter A. Beerel,et al.  Proteus: An ASIC Flow for GHz Asynchronous Designs , 2011, IEEE Design & Test of Computers.

[26]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.

[27]  Steven M. Nowick,et al.  Asynchronous Design—Part 2: Systems and Methodologies , 2015, IEEE Design & Test.

[28]  Steven M. Nowick,et al.  MOUSETRAP: ultra-high-speed transition-signaling asynchronous pipelines , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[29]  Jonathan Tse,et al.  ULSNAP: An ultra-low power event-driven microcontroller for sensor network nodes , 2014, Fifteenth International Symposium on Quality Electronic Design.

[30]  Doug A. Edwards,et al.  Balsa: An Asynchronous Hardware Synthesis Language , 2002, Comput. J..

[31]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[32]  Keshav Pingali,et al.  SPRoute: A Scalable Parallel Negotiation-based Global Router , 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[33]  Keshav Pingali,et al.  A lightweight infrastructure for graph analytics , 2013, SOSP.

[34]  Yoram Moses,et al.  Analyzing Isochronic Forks with Potential Causality , 2015, 2015 21st IEEE International Symposium on Asynchronous Circuits and Systems.

[35]  Yue Xu,et al.  FastRoute: An Efficient and High-Quality Global Router , 2012, VLSI Design.

[36]  Rajit Manohar,et al.  AMC: An Asynchronous Memory Compiler , 2019, 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[37]  Martin D. F. Wong,et al.  OpenTimer: A high-performance timing analysis tool , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[38]  Rajit Manohar.  Exact Timing Analysis for Asynchronous Circuits With Multiple Periods , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[39]  Sanjay Churiwala,et al.  Constraining designs for synthesis and timing analysis , 2013 .