FSM re-engineering and its application in low power state encoding

We propose finite state machine (FSM) re-engineering, a performance enhancement framework for FSM synthesis and optimization procedure. We start with any traditional FSM synthesis and optimization procedure; then reconstruct a functionally equivalent but topologically different FSM based on the optimization objective; and conclude with another round of FSM synthesis and optimization (can be the same procedure) on the newly constructed FSM. This allows us to explore a larger solution space that includes synthesis solutions to the functionally equivalent FSMs instead of only the original FSM, making it possible to obtain solutions better than the optimal ones for the original FSM. Guided by the result of the first round FSM synthesis, the solution space exploration process can be rapid and cost-efficient. To demonstrate this framework, we develop a genetic algorithm and a fast heuristic to reengineer a low power state encoding procedure POW3 (Benini and Micheli, 1995). On average, POW3 can reduce the switching activity by 12% over nonpower-driven state encoding schemes on the MCNC FSM benchmarks. We then reengineer these benchmarks by the proposed genetic algorithm and heuristic respectively. When we apply POW3 to the reengineered FSMs, we observe an additional 8.9% and 6.0% switching activity reduction. This translates to an average of 7.9% energy reduction with little area increase. Finally, we obtain the optimal low power coding for benchmarks of small size from an integer linear programming formulation. We find that the POW3-encoded original FSMs are 27.0% worse than the optimal, but this number drops to 6.7% when we apply POW3 to the reengineered FSMs.

[1]  Sorin Cotofana,et al.  FSM non-minimal state encoding for low power , 2002, 2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595).

[2]  Reiner Kolla,et al.  Spanning tree based state encoding for low power dissipation , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[3]  Akhilesh Tyagi,et al.  Re-encoding for low power state assignment of FSMs , 1995, ISLPED '95.

[4]  A. Despain,et al.  Low Power State Assignment Targeting Two- And Multi-level Logic Implementations , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[5]  G. Hachtel,et al.  Re-encoding sequential circuits to reduce power dissipation , 1994, ICCAD '94.

[6]  Paul D. Franzon,et al.  SABSA: SWITCHING-ACTIVITY-BASED STATE ASSIGNMENT , 1994 .

[7]  L. Benini,et al.  State assignment for low power dissipation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[8]  Sung-Mo Kang,et al.  State assignment for low-power FSM synthesis using genetic local search , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[9]  Kaushik Roy,et al.  SYCLOP: synthesis of CMOS logic for low power applications , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[10]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .