Yield analysis for repairable embedded memories

Repairable embedded memories help improve the overall yield of an IC. We have developed a yield analysis tool that provides realistic yield estimates for both single repairable memories, as well as for ICs containing multiple, possibly different, repairable embedded memories. Our approach uses pseudo-randomly generated fault bit-maps, which are based on memory area size, defect density, and fault distribution. In order to accommodate a wide range of industrial memory and redundancy organizations, we have developed a flexible memory model. It generalizes the traditional simple memory matrix model with partitioning into regions, grouping of columns and rows, and column-wise and row-wise coupling of the spares. Our tool is used to determine an optimal amount of spare columns and rows for a given memory, as well as to determine the effectiveness of various repair algorithms.

[1]  Kazunori Nemoto,et al.  Repair yield simulation with iterative critical area analysis for different types of failure , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[2]  W. Kent Fuchs,et al.  Efficient Spare Allocation in Reconfigurable Arrays , 1986, 23rd ACM/IEEE Design Automation Conference.

[3]  Kazutami Arimoto,et al.  Test cost reduction by at-speed BISR for embedded DRAMs , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[4]  David Y. Lepejian,et al.  Using Electrical Bitmap Results from Embedded Memory to Enhance Yield , 2001, IEEE Des. Test Comput..

[5]  Jin-Fu Li,et al.  A simulator for evaluating redundancy analysis algorithms of repairable embedded memories , 2002, Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002).

[6]  C. H. Stapper.  Improved yield models for fault-tolerant random-access memory chips , 1991, [Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems.

[7]  John Day.  A Fault-Driven, Comprehensive Redundancy Algorithm , 1985, IEEE Design & Test of Computers.

[8]  V. K. Agarwal,et al.  Built-in self-diagnosis for repairable embedded RAMs , 1993, IEEE Design & Test of Computers.

[9]  Tom Chen,et al.  A Self-Testing and Self-Repairing Structure for Ultra-Large Capacity Memories , 1992, Proceedings International Test Conference 1992.

[10]  Eric A. Nelson,et al.  Test and repair of large embedded DRAMs. 2 , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[11]  C. H. Stapper,et al.  A covariance model for the yield of large memory chips , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[12]  Brown,et al.  Defect Level as a Function of Fault Coverage , 1981, IEEE Transactions on Computers.

[13]  Hideto Hidaka,et al.  A built-in self-repair analyzer (CRESTA) for embedded DRAMs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[14]  Yervant Zorian,et al.  An approach for evaluation of redundancy analysis algorithms , 2001, Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing.

[15]  Dilip K. Bhavsar.  An algorithm for row-column self-repair of RAMs and its implementation in the Alpha 21264 , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[16]  Keiichi Higeta,et al.  Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[17]  Rochit Rajsuman,et al.  Test and repair of large embedded DRAMs. I , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[18]  Chang Hong,et al.  Determining redundancy requirements for memory arrays with critical area analysis , 1999, Records of the 1999 IEEE International Workshop on Memory Technology, Design and Testing.