Non-robust tests for stuck-fault detection using signal waveform analysis: feasibility and advantages

In this paper we propose to use an output signal waveform analysis method called signal waveform integration for detection of stuck-at failures in combinational circuits. Non-robust tests are applied at-speed or faster to achieve high fault coverage, low test application time and detectability of redundant faults using directed random test generation techniques.

[1]  Edward J. McCluskey,et al.  DELAY TESTING OF DIGITAL CIRCUITS BY OUTPUT WAVEFORM ANALYSIS , 1991, 1991, Proceedings. International Test Conference.

[2]  Slawomir Pilarski,et al.  Non-Robust versus Robust , 1995 .

[3]  Daniel G. Saab,et al.  CRIS: A test cultivation program for sequential VLSI circuits , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[4]  Sudhakar M. Reddy,et al.  On the design of robust testable CMOS combinational logic circuits , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[5]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[6]  Wojciech Maly,et al.  Built-in current testing-feasibility study , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[7]  Slawomir Pilarski,et al.  Non-robust versus robust [test generation] , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[8]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[9]  Edward J. McCluskey,et al.  Pseudorandom Testing , 1987, IEEE Transactions on Computers.

[10]  George Markowsky,et al.  The Weighted Syndrome Sums Approach to VLSI Testing , 1981, IEEE Transactions on Computers.

[11]  Edward J. McCluskey,et al.  Probability models for pseudorandom test sequences , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[13]  Kaushik Roy,et al.  Synthesis of delay fault testable combinational logic , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[14]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .