Wire density driven top-down global placement for CMP variation control

In this paper, we present a top-down global placement algorithm considering wire density uniformity for CMP variation control. The proposed algorithm is based on top-down recursive bisection framework. Wire weight balancing constraint is employed into bisection to consider wire density uniformity. A multilevel hypergraph partitioning satisfying balancing constraints on not only cell area but also wire weight is performed to acquire more uniform wire distribution. Empirical wire weight model is used to estimate wire density distribution before each bisection of a placement bin. Experimental results show that our algorithm improves ROOSTER with more uniform wire distribution by 3.1% on average and limited increment of wire length by 3.0%.

[1]  Kwok-Shing Leung SPIDER: simultaneous post-layout IR-drop and metal density enhancement with redundant fill , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[2]  Yu Chen,et al.  Performance-impact limited-area fill synthesis , 2003, SPIE Advanced Lithography.

[3]  Minsik Cho,et al.  Wire Density Driven Global Routing for CMP Variation and Timing , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[4]  Yao-Wen Chang,et al.  Metal-Density-Driven Placement for CMP Variation and Routability , 2008, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  David Z. Pan,et al.  Synergistic physical synthesis for manufacturability and variability in 45nm designs and beyond , 2008, 2008 Asia and South Pacific Design Automation Conference.

[6]  Shashi Shekhar,et al.  Multilevel hypergraph partitioning: application in VLSI domain , 1997, DAC.

[7]  Majid Sarrafzadeh,et al.  Routability driven white space allocation for fixed-die standard-cell placement , 2002, ISPD '02.

[8]  J.A. Roy,et al.  High-performance routing at the nanometer scale , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[9]  Martin D. F. Wong,et al.  Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability , 2000, Proceedings 37th Design Automation Conference.

[10]  Huang-Yu Chen,et al.  Novel wire density driven full-chip routing for CMP variation control , 2007, ICCAD 2007.

[11]  Andrew B. Kahng,et al.  Improved algorithms for hypergraph bipartitioning , 2000, ASP-DAC '00.

[12]  Jarrod A. Roy,et al.  Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Tae Hong Park Characterization and modeling of pattern dependencies in copper interconnects for integrated circuits , 2002 .