10-2 Stand-by/Active Mode Logic for Sub-I V 1G/4Gb DRAMs