An Exact approach for Complete Test Set Generation of Toffoli-Fredkin-Peres based Reversible Circuits

Reversible logic has gained interest of researchers worldwide for its ultra-low power and high speed computing abilities in the future quantum information processing. Testing of these circuits is important for ensuring high reliability of their operation. In this work, we propose an ATPG algorithm for reversible circuits using an exact approach to generate CTS (Complete Test Set) which can detect single stuck-at faults, multiple stuck-at faults, repeated gate fault, partial and complete missing gate faults which are very useful logical fault models for reversible logic to model any physical defect. Proposed algorithm can be used to test a reversible circuit designed with k-CNOT, Peres and Fredkin gates. Through extensive experiments, we have validated our proposed algorithm for several benchmark circuits and other circuits with family of reversible gates. This algorithm produces a minimal and complete test set while reducing test generation time as compared to existing state-of-the-art algorithms. A testing tool is developed satisfying the purpose of generating all possible CTS’s indicating the simulation time, number of levels and gates in the circuit. This paper also contributes to the detection and removal of redundant faults for optimal test set generation.

[1]  Omar P. Vilela Neto,et al.  Towards reversible QCA computers: Reversible gates and ALU , 2015, 2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS).

[2]  Hafizur Rahaman,et al.  Fault diagnosis in reversible circuits under missing-gate fault model , 2011, Comput. Electr. Eng..

[3]  Kamakoti Veezhinathan,et al.  Constructing Online Testable Circuits Using Reversible Logic , 2010, IEEE Transactions on Instrumentation and Measurement.

[4]  John P. Hayes,et al.  A Family of Logical Fault Models for Reversible Circuits , 2005, 14th Asian Test Symposium (ATS'05).

[5]  Gerhard W. Dueck,et al.  IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION ( VLSI ) SYSTEMS , VOL . ? ? ? , NO . ? ? ? , ? ? ? , 2003 .

[6]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[7]  Mehdi Baradaran Tahoori,et al.  Ping-pong test: Compact test vector generation for reversible circuits , 2012, 2012 IEEE 30th VLSI Test Symposium (VTS).

[8]  N. M. Nayeem,et al.  A simple approach for designing online testable reversible circuits , 2011, Proceedings of 2011 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing.

[9]  Jing Huang,et al.  Reversible Gates and Testability of One Dimensional Arrays of Molecular QCA , 2008, J. Electron. Test..

[10]  John P. Hayes,et al.  Testing for missing-gate faults in reversible circuits , 2004, 13th Asian Test Symposium.

[11]  Parag K. Lala,et al.  Reversible-logic design with online testability , 2006, IEEE Transactions on Instrumentation and Measurement.

[12]  Thierry Paul,et al.  Quantum computation and quantum information , 2007, Mathematical Structures in Computer Science.

[13]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[14]  Hafizur Rahaman,et al.  On the Detection of Missing-Gate Faults in Reversible Circuits by a Universal Test Set , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[15]  Ahsan Raja Chowdhury,et al.  Minimization of CTS of k-CNOT Circuits for SSF and MSF Model , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.

[16]  Hoi-Kwong Lo,et al.  Introduction to Quantum Computation Information , 2002 .

[17]  John P. Hayes,et al.  Advanced modeling of faults in Reversible circuits , 2010, 2010 East-West Design & Test Symposium (EWDTS).

[18]  A. Prasad Vinod,et al.  Designing Efficient Online Testable Reversible Adders With New Reversible Gate , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[19]  Hafizur Rahaman,et al.  Generator for Test Set Construction of SMGF in Reversible Circuit by Boolean Difference Method , 2014, 2014 IEEE 23rd Asian Test Symposium.

[20]  Avik Chakraborty.  Synthesis of reversible circuits for testing with universal test set and C-testability of reversible iterative logic arrays , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[21]  Mehdi Baradaran Tahoori,et al.  Online Missing/Repeated Gate Faults Detection in Reversible Circuits , 2011, 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems.

[22]  Niraj K. Jha,et al.  Reversible logic synthesis with Fredkin and Peres gates , 2008, JETC.

[23]  Hafizur Rahaman,et al.  Derivation of test set for detecting multiple missing-gate faults in reversible circuits , 2013, Comput. Electr. Eng..

[24]  Gerhard J. Woeginger,et al.  Exact Algorithms for NP-Hard Problems: A Survey , 2001, Combinatorial Optimization.

[25]  Tanay Chattopadhyay,et al.  Mach–Zehnder interferometer-based all-optical reversible logic gate , 2010 .

[26]  Kalyan S. Perumalla,et al.  Introduction to Reversible Computing , 2013 .

[27]  Gerhard W. Dueck,et al.  Reversible Logic Synthesis , 2020, Reversible and DNA Computing.

[28]  Robert Wille,et al.  ATPG for Reversible Circuits Using Simulation, Boolean Satisfiability, and Pseudo Boolean Optimization , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[29]  A.R. Chowdhury,et al.  On the minimization of complete test set of reversible k-CNOT circuits for Stuck-at Fault model , 2008, 2008 11th International Conference on Computer and Information Technology.

[30]  Alan Mishchenko,et al.  Logic Synthesis of Reversible Wave Cascades , 2002, IWLS.

[31]  Mathias Soeken,et al.  Fredkin-Enabled Transformation-Based Reversible Logic Synthesis , 2015, 2015 IEEE International Symposium on Multiple-Valued Logic.

[32]  Rolf Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..