A 10 bit piecewise linear cascade interpolation dac with loop gain ratio control

This paper proposes a 10 bit linear interpolation digital-to-analog converter (DAC) with area efficiency and a high resolution for an AMLCD drive. Because this proposed structure implements a 1 bit interpolation circuit with a control block for a loop gain ratio, it shows a wide voltage range of interpolation as well as superior linearity. The proposed circuit is fabricated with Samsung 90nm CMOS 1.5V / 5V technology. The power dissipation is 7uW/channel, and the chip area of the 10 bit piecewise linear DAC is only 91% of the area of a conventional 8 bit resistor DAC. The INL and DNL properties are +0.8LSB/−0.2LSB and +0.23LSB/-0.23LSB, respectively. The maximum interchannel DVO is 10mV without the application of any offset cancellation techniques.

[1]  Hyung-Min Lee,et al.  A piecewise-linear 10b DAC architecture with drain-current modulation for compact AMLCD driver ICs , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Hyung-Min Lee,et al.  A Piecewise Linear 10 Bit DAC Architecture With Drain Current Modulation for Compact LCD Driver ICs , 2009, IEEE Journal of Solid-State Circuits.

[3]  Oh-Kyong Kwon,et al.  66.4: Invited Paper: Technical Issues on Large-Size, High-Resolution and High-Gray-Scale TFT-LCDs , 2005 .

[4]  Chih-Wen Lu,et al.  A 10-Bit LCD Column Driver With Piecewise Linear Digital-to-Analog Converters , 2008, IEEE Journal of Solid-State Circuits.

[5]  Hyung-Min Lee,et al.  A 10b column driver with variable-current-control interpolation for mobile active-matrix LCDs , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  Oh-Kyong Kwon,et al.  A 10b Driver IC for a Spatial Optical Modulator for Full HDTV Applications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.