论文信息 - A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19-Gb/s decision circuit using a 0.2-/spl mu/m GaAs MESFET

A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19-Gb/s decision circuit using a 0.2-/spl mu/m GaAs MESFET

This paper describes a novel high-speed flip-flop circuit named the High-speed Latching Operation Flip-Flop (HLO-FF) for GaAs Low-power Source-Coupled FET Logic (LSCFL). We reveal the high-speed operation mechanism of the HLO-FF using newly proposed analytical propagation delay time expressions. A design methodology for series-gated master slave flip-flops and HLO-FF's based on these expressions is also proposed. A SPICE simulation and the fabrication of two decision IC's confirm the accuracy of our analytical method and the high-speed operation of a HLO-FF decision circuit at 19 Gb/s. >

[1] K. G. Ashar,et al. The method of estimating delay in switching circuits and the figure of merit of a switching transistor , 1964 .

[2] H. Kikuchi,et al. A 0.2 mu m GaAs MESFET technology for 10 Gb/s digital and analog ICs , 1991, 1991 IEEE MTT-S International Microwave Symposium Digest.

[3] Noboru Ishihara,et al. Over-10-Gb/s IC's for future lightwave communications , 1994 .

[4] K. Murata,et al. 25 Gbit/s selector module using 0.2 mu m GaAs MESFET technology , 1993 .

[5] M. Suzuki,et al. 20 Gbit/s GaAs MESFET multiplexer IC using a novel T-type flip-flop circuit , 1992 .

[6] K. Murata,et al. An analytical delay expression for source-coupled FET logic (SCFL) inverters , 1995 .

[7] Kazuo Hagimoto,et al. 13 Gb/s D-type flip-flop IC using GaS MESFETs , 1990 .

[8] T. Takada,et al. A NEW INTERFACING METHOD " SCFL-INTERFACING " FOR ULTRA-HIGH-SPEED LOGIC ICs , 1990 .

[9] Osaake Nakajima,et al. Twenty-Gbit/s signal transmission using a simple high-sensitivity optical receiver , 1992 .