Logic optimization by an improved sequential redundancy addition and removal techniques
暂无分享,去创建一个
[1] Kwang-Ting Cheng,et al. Sequential logic optimization by redundancy addition and removal , 1993, ICCAD.
[2] Premachandran R. Menon,et al. Multi-level Logic Optimization By Implication Analysis , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[3] Kwang-Ting Cheng,et al. On the over-specification problem in sequential ATPG algorithms , 1992, DAC '92.
[4] Wu-Tung Cheng,et al. Gentest: an automatic test-generation system for sequential circuits , 1989, Computer.
[5] Dhiraj K. Pradhan,et al. Recursive Learning: An attractive alternative to the decision tree for test generation in digital ci , 1992, Proceedings International Test Conference 1992.
[6] Kwang-Ting Cheng,et al. Redundancy removal for sequential circuits without reset states , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] David Bryan,et al. Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.
[8] W.-T. Cheng,et al. The BACK algorithm for sequential test generation , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.
[9] Malgorzata Marek-Sadowska,et al. Perturb and simplify: multi-level boolean network optimizer , 1994, ICCAD.
[10] Wolfgang Kunz. HANNIBAL: an efficient tool for logic verification based on recursive learning , 1993, ICCAD.
[11] Hideo Fujiwara,et al. On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.
[12] Kwang-Ting Cheng,et al. Multi-level logic optimization by redundancy addition and removal , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.
[13] Shih-Chieh Chang,et al. Layout Driven Logic Synthesis for FPGAs , 1994, 31st Design Automation Conference.