Characterizing capacity achieving write once memory codes for multilevel flash memories

This work investigates the structure of capacity achieving write once memory codes with particular attention to the case where each cell of the flash memory device is capable of representing more than one bit. These results are used to characterize the rates achieved across generations for capacity achieving codes as well to construct a high rate ternary two write code. Additionally, the problem of maximizing the sum rate for two writes given that both writes encode at the same rate is considered.

[1]  Anxiao Jiang,et al.  Information representation and coding for flash memories , 2009, 2009 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing.

[2]  A. J. Han Vinck,et al.  On the Capacity of Generalized Write-Once Memory with State Transitions Described by an Arbitrary Directed Acyclic Graph , 1999, IEEE Trans. Inf. Theory.

[3]  A. Fiat,et al.  Generalized 'write-once' memories , 1984, IEEE Trans. Inf. Theory.

[4]  Paul H. Siegel,et al.  Characterizing flash memory: Anomalies, observations, and applications , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[5]  Zhenming Liu,et al.  Designing Floating Codes for Expected Performance , 2010, IEEE Transactions on Information Theory.

[6]  A. Inoue,et al.  A 70 nm 16 Gb 16-Level-Cell NAND flash Memory , 2008, IEEE Journal of Solid-State Circuits.

[7]  Paul H. Siegel,et al.  Efficient two-write WOM-codes , 2010, 2010 IEEE Information Theory Workshop.

[8]  Anxiao Jiang,et al.  Floating Codes for Joint Information Storage in Write Asymmetric Memories , 2007, 2007 IEEE International Symposium on Information Theory.

[9]  Michael Langberg,et al.  Universal rewriting in constrained memories , 2009, 2009 IEEE International Symposium on Information Theory.

[10]  Paul H. Siegel,et al.  Multiple-write WOM-codes , 2010, 2010 48th Annual Allerton Conference on Communication, Control, and Computing (Allerton).

[11]  Yan Li,et al.  A 16Gb 3b/ Cell NAND Flash Memory in 56nm with 8MB/s Write Rate , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[12]  Adi Shamir,et al.  How to Reuse a "Write-Once" Memory , 1982, Inf. Control..

[13]  Jack K. Wolf,et al.  Coding for a write-once memory , 1984, AT&T Bell Laboratories Technical Journal.

[14]  Yunnan Wu,et al.  Low complexity codes for writing a write-once memory twice , 2010, 2010 IEEE International Symposium on Information Theory.