Performance Enhancement of Dopingless Tunnel-FET Based on Ge-Source with High-k

In this paper, we have proposed and investigated the performance of a Germanium (Ge) source (GeS) dopingless (DL) tunnel field-effect transistor (DLTFET) with high-k dielectric material. The proposed GeS-DLTFET employes a low bandgap Ge for the source region to improve the ON state current, whereas, Si is used in the drain region to keep the OFF state current low. However, dopingless structure in the proposed device yields immunity towards random dopant fluctuations and simplified fabrication process flow. The proposed device shows significant improvement in the drive current ION, and point subthreshold swing (SS). Simulation results show an enhancement of about 40× in ON current and 9× decrement in SS as compared to conventional DLTFET. The higher values of gm~1 mS/μm and fT ~ 400 GHz of GeS-DLTFET makes proposed device suitable for analog and RF applications.

[1]  M. J. Kumar,et al.  Bipolar Charge-Plasma Transistor: A Novel Three Terminal Device , 2012, IEEE Transactions on Electron Devices.

[2]  Adrian M. Ionescu,et al.  Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[3]  Tsu-Jae King Liu,et al.  Tunnel Field Effect Transistor With Raised Germanium Source , 2010, IEEE Electron Device Letters.

[4]  Jawar Singh,et al.  Symmetric bipolar charge-plasma transistor with extruded base for enhanced performance , 2015 .

[5]  Chi On Chui,et al.  Stochastic Variability in Silicon Double-Gate Lateral Tunnel Field-Effect Transistors , 2013, IEEE Transactions on Electron Devices.

[6]  Jawar Singh,et al.  Design and performance projection of symmetric bipolar charge-plasma transistor on SOI , 2014 .

[7]  Sung Hwan Kim,et al.  Study of Random Dopant Fluctuation Induced Variability in the Raised-Ge-Source TFET , 2013, IEEE Electron Device Letters.

[8]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[9]  K. Boucart,et al.  A simulation-based study of sensitivity to parameter fluctuations of silicon Tunnel FETs , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[10]  M. J. Kumar,et al.  Doping-Less Tunnel Field Effect Transistor: Design and Investigation , 2013, IEEE Transactions on Electron Devices.

[11]  Sung Hwan Kim,et al.  Study of Random Dopant Fluctuation Effects in Germanium-Source Tunnel FETs , 2011, IEEE Transactions on Electron Devices.

[12]  A. Vandooren,et al.  Optimization of tunnel FETs: Impact of gate oxide thickness, implantation and annealing conditions , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[13]  Jawar Singh,et al.  Charge-Plasma Based Process Variation Immune Junctionless Transistor , 2014, IEEE Electron Device Letters.

[14]  C. Salm,et al.  The Charge Plasma P-N Diode , 2008, IEEE Electron Device Letters.

[15]  K. Boucart,et al.  Double-Gate Tunnel FET With High-κ Gate Dielectric , 2008 .

[16]  Chandan Kumar Sarkar,et al.  Effect of gate engineering in double-gate MOSFETs for analog/RF applications , 2012, Microelectron. J..

[17]  Jawar Singh,et al.  Potential Benefits and Sensitivity Analysis of Dopingless Transistor for Low Power Applications , 2015, IEEE Transactions on Electron Devices.

[18]  K. Boucart,et al.  Double-Gate Tunnel FET With High-$\kappa$ Gate Dielectric , 2007, IEEE Transactions on Electron Devices.

[19]  C. Le Royer,et al.  Exhaustive experimental study of tunnel field effect transistors (TFETs): From materials to architecture , 2009, 2009 10th International Conference on Ultimate Integration of Silicon.

[20]  C. Hu,et al.  Germanium-source tunnel field effect transistors with record high ION/IOFF , 2006, 2009 Symposium on VLSI Technology.