Evaluation of stresses in packaged ICs by In situ measurements with an assembly test chip and simulation