The impact of signal transition time on path delay computation

It has been recognized for some time that nonzero signal rise and fall times contribute to gate propagation delays. Practically, however, most timing analysis tools ignore these contributions when computing path delays and identifying critical paths in combinational circuits. A description is given of how these rise and fall times can be incorporated into path analysis algorithms. It is shown that signal transition time information can be accounted for in a simple and efficient preprocessing step followed by the application of standard path analysis methods. This two-step approach is shown to predict path delays with sufficient accuracy without unnecessarily complicating path analysis. >

[1]  L. Goddard,et al.  Operations Research (OR) , 2007 .

[2]  William M. van Cleemput,et al.  Design Automation for Digital Systems , 1984, Computer.

[3]  John K. Ousterhout.  A Switch-Level Timing Verifier for Digital MOS VLSI , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  M.D. Matson,et al.  Macromodeling and Optimization of Digital MOS VLSI Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  George E. P. Box,et al.  Empirical Model‐Building and Response Surfaces , 1988 .

[6]  Norman P. Jouppi,et al.  Timing Analysis and Performance Improvement of MOS VLSI Designs , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Stephen I. Long,et al.  Gallium arsenide digital integrated circuit design , 1990 .

[8]  Robert K. Brayton,et al.  Integrating functional and temporal domains in logic design , 1991 .

[9]  Joao Marques-Silva,et al.  FPD-an environment for exact timing analysis , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[10]  Sharad Malik,et al.  Delay computation in combinational logic circuits: theory and algorithms , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[11]  David Hung-Chang Du,et al.  Path sensitization in critical path problem , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[12]  Ayman I. Kayssi,et al.  Delay macromodels for the timing analysis of GaAs DCFL , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[13]  Trevor Mudge,et al.  GaAs RISC processors , 1992, GaAs IC Symposium Technical Digest 1992.