SILENT: serialized low energy transmission coding for on-chip interconnection networks
暂无分享,去创建一个
[1] Jan M. Rabaey,et al. Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[2] Yiu-Fai Chan,et al. A 2.6-GByte/s multipurpose chip-to-chip interface , 1998 .
[3] Jin-Yong Chung,et al. A 210mW graphics LSI implementing full 3D pipeline with 264Mtexels/s texturing for mobile multimedia applications , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[4] F. Fallah,et al. Irredundant address bus encoding for low power , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).
[5] S. Kimura,et al. An on-chip high speed serial communication method based on independent ring oscillators , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..