Comments on efficient dithering in digital delta-sigma modulator

The output spectra of digital delta sigma modulators (DDSMs) are characterized by unwanted spurious periodic tones (spurs). Additive pseudorandom dither is used to whiten the quantization noise of the DDSM in order to minimize these spurs. Unfortunately, pseudorandom dither signals are themselves periodic and may cause other spurs to appear. This paper describes a DDSM architecture with multiple periodic dither inputs and explains the limits of its performance.

[1]  Michael Peter Kennedy,et al.  Maximum Sequence Length MASH Digital Delta–Sigma Modulators , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Juha Kostamovaara,et al.  A practical Δ-Σ modulator design method based on periodical behavior analysis. , 2005 .

[3]  Juha Kostamovaara,et al.  A practical /spl Delta/-/spl Sigma/ modulator design method based on periodical behavior analysis , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Michael Peter Kennedy,et al.  Mathematical Analysis of a Prime Modulus Quantizer MASH Digital Delta–Sigma Modulator , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  F. Harris.  On the use of windows for harmonic analysis with the discrete Fourier transform , 1978, Proceedings of the IEEE.

[6]  Sudhakar Pamarti,et al.  LSB Dithering in MASH Delta–Sigma D/A Converters , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Lars C. Jansson,et al.  A wideband 2.4-GHz delta-sigma fractional-NPLL with 1-Mb/s in-loop modulation , 2004, IEEE Journal of Solid-State Circuits.

[8]  In-Cheol Park,et al.  Spur-Free MASH Delta-Sigma Modulation , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Calvin Plett,et al.  Integrated Circuit Design for High-Speed Frequency Synthesis , 2006 .

[10]  Ian Galton.  One-bit dithering in delta-sigma modulator-based D/A conversion , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[11]  Michael Peter Kennedy,et al.  Architectures for Maximum-Sequence-Length Digital Delta-Sigma Modulators , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Franco Maloberti,et al.  Efficient Dithering in MASH Sigma-Delta Modulators for Fractional Frequency Synthesizers , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Michael Peter Kennedy,et al.  Calculation of Cycle Lengths in Higher Order Error Feedback Modulators With Constant Inputs , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Izzet Kale,et al.  Rigorous analysis of delta-sigma modulators for fractional-N PLL frequency synthesis , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Sudhakar Pamarti,et al.  Statistics of the Quantization Noise in 1-Bit Dithered Single-Quantizer Digital Delta–Sigma Modulators , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.