Fast Tag Comparator Using Diode Partitioned Domino for 64-bit Microprocessors

As the clock frequency and physical address space of 64-bit microprocessors continue to grow, one major critical path is the access to the on-die cache memory that includes a tag comparator, a tag SRAM and a data SRAM. To improve the delay of the tag comparator, a diode-partitioned (DP) domino circuit is proposed. DP domino reduces the parasitic capacitance and enables a smaller keeper in high fan-in gates. The diode circuit is also improved by an enhanced diode that boosts up the gate voltage of the nMOS diode. Delay of a 40-bit tag comparator using the proposed scheme is 33% faster than an optimized complex domino circuit in 1.8-V 180-nm CMOS technology

[1]  A. Alvandpour,et al.  A conditional keeper technique for sub-0.13/spl mu/ wide dynamic gates , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[2]  H. Takata,et al.  The D30V/MPEG multimedia processor , 1999, IEEE Micro.

[3]  D. L. Stasiak,et al.  A 440-ps 64-bit adder in 1.5-V/0.18-/spl mu/m partially depleted SOI technology , 2001 .

[4]  A. Alvandpour,et al.  A process variation compensating technique for sub-90 nm dynamic circuits , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).