Non-scan design for testability for synchronous sequential circuits based on conflict analysis

A non-scan design for testability method is presented for synchronous sequential circuits. A testability measure called conflict based on conflict analysis in the process of synchronous sequential circuit test generation is introduced. Reconvergent fanouts with nonuniform inversion parity are still the main cause of redundancy and backtracking in the process of sequential circuit test generation. A new concept called sequential depth for testability is introduced to calculate the conflict-analysis-based testability measure. Potential conflicts between fault effect activation and fault effect propagation are also checked because they are closely related. The testability measure implies the number of potential conflicts to occur or the number of clock cycles required to detect a fault. The non-scan design for testability method based on the conflict measure can reduce many potential backtracks, make many hard-to-detect faults easy-to-detect and many redundant faults testable, therefore, can enhance fault coverage of the circuit greatly. It is believed that non-scan design for testability using the conflict measure can improve the actual testability of a circuit. Extensive experimental results are presented to demonstrate the effectiveness of the method.

[1]  Kwang-Ting Cheng,et al.  Timing-driven test point insertion for full-scan and partial-scan BIST , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[2]  Elizabeth M. Rudnick,et al.  Sequential circuit testability enhancement using a nonscan approach , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Hideo Fujiwara,et al.  Logic Testing and Design for Testability , 1985 .

[4]  Hideo Fujiwara,et al.  New DFT techniques of non-scan sequential circuits with complete fault efficiency , 1998, Proceedings Eighth Asian Test Symposium (ATS'99).

[5]  Dhiraj K. Pradhan.  Sequential Network Design Using Extra Inputs for Fault Detection , 1983, IEEE Transactions on Computers.

[6]  Janak H. Patel,et al.  A global algorithm for the partial scan design problem using circuit state information , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[7]  L. H. Goldstein,et al.  Controllability/observability analysis of digital circuits , 1978 .

[8]  Miodrag Potkonjak,et al.  Nonscan design-for-testability techniques using RT-level design information , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Toshimitsu Masuzawa,et al.  A non-scan DFT method for controllers to achieve complete fault efficiency , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[10]  M. Ray Mercer,et al.  Testability Measures : What Do They Tell Us ? , 1982, ITC.

[11]  Janusz Rajski,et al.  Constructive multi-phase test point insertion for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[12]  Sudhakar M. Reddy,et al.  Easily Testable Two-Dimensional Cellular Logic Arrays , 1974, IEEE Transactions on Computers.

[13]  Niraj K. Jha,et al.  Design for hierarchical testability of RTL circuits obtained by behavioral synthesis , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[15]  Arthur D. Friedman,et al.  Test Point Placement to Simplify Fault Detection , 1974, IEEE Transactions on Computers.

[16]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[17]  Kozo Kinoshita,et al.  Easily Testable Sequential Machines with Extra Inputs , 1975, IEEE Transactions on Computers.

[18]  Sudhakar M. Reddy,et al.  On Minimally Testable Logic Networks , 1974, IEEE Transactions on Computers.

[19]  F. Brglez,et al.  On testability of combinational networks , 1984 .

[20]  Dong Xiang,et al.  A Global Test Point Placement Algorithm of Combinational Circuits , 1992, The Fifth International Conference on VLSI Design.

[21]  Elizabeth M. Rudnick,et al.  An observability enhancement approach for improved testability and at-speed test , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Irith Pomeranz,et al.  Design-for-Testability for Path Delay Faults in Large Combinational Circuits Using Test-Points , 1994, 31st Design Automation Conference.

[23]  Jacob Savir,et al.  Good Controllability and Observability Do Not Guarantee Good Testability , 1983, IEEE Transactions on Computers.

[24]  Elizabeth M. Rudnick,et al.  Non-Scan Design-for-Testability Techniques for Sequential Circuits , 1993, 30th ACM/IEEE Design Automation Conference.