Predictive SAR ADC with two-step loading technology for energy reduction

Abstract This paper presents a novel two-step loading technology to cut down the analog-to-digital converter (ADC) loading phase energy consumption when prediction algorithms is employed in quantization. By loading initial guess code’s logical 1 and logical 0 in the sequence of time, proposed technology can qualitatively reduce the charge variation between capacitors’ top- and bottom-plate. Consequently, the energy produced by loading phase is partly saved. Also, to verify the proposed method, a 12-bit Vcm-based predictive successive approximation register (SAR) ADC predicting higher 7 bits is designed in 0.13 μm CMOS process with a 0.6 V supply. Given a full-scale ECG signal, the ADC achieves 24.76% loading phase energy reduction in average. Given a 10 Hz full-scale sinusoid signal and a slope signal, the ADC saves 24.5% and 24.45% loading phase energy in average, respectively. Further, given a 41.5 Hz full-scale sinusoid signal, the proposed ADC exhibits 11.76 effective number of bit (ENOB) and 86.5 dB spur-free dynamic range (SFDR) at 10k Hz sample rate.

[1]  Yimin Wu,et al.  A stacked-packaged 16-channel ADC for ultrasound application , 2017, 2017 IEEE 12th International Conference on ASIC (ASICON).

[2]  Gil-Cho Ahn,et al.  A 12-bit 40-kS/s VCM-based switching C-C SAR ADC , 2015, 2015 International SoC Design Conference (ISOCC).

[3]  E. Waterhouse,et al.  New horizons in ambulatory electroencephalography , 2003, IEEE Engineering in Medicine and Biology Magazine.

[4]  Andreas G. Andreou,et al.  A low-power 8-bit SAR ADC for a QCIF image sensor , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[5]  Sungmee Park,et al.  Enhancing the quality of life through wearable technology , 2003, IEEE Engineering in Medicine and Biology Magazine.

[6]  Chung-Yu Wu,et al.  A Low power 10bit 500kS/s delta-modulated SAR ADC (DMSAR ADC) for implantable medical devices , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[7]  Marian Verhelst,et al.  Predictive sensing in analog-to-digital converters for biomedical applications , 2013, International Symposium on Signals, Circuits and Systems ISSCS2013.

[8]  Anantha P. Chandrakasan,et al.  11.3 A 10b 0.6nW SAR ADC with data-dependent energy savings using LSB-first successive approximation , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[9]  Soon-Jyh Chang,et al.  A 1-µW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications , 2012, IEEE Journal of Solid-State Circuits.

[10]  Jing Li,et al.  A Dynamic Tracking Algorithm Based SAR ADC in Bio-Related Applications , 2018, IEEE Access.

[11]  Kong-Pang Pun,et al.  A 10-bit 2 MS/s SAR ADC using reverse VCM-based switching scheme , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[12]  John G. Webster,et al.  Medical Instrumentation: Application and Design , 1997 .

[13]  Shoushun Chen,et al.  A Two-Step Prediction ADC Architecture for Integrated Low Power Image Sensors , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Brian P. Ginsburg,et al.  An energy-efficient charge recycling approach for a SAR converter with capacitive DAC , 2005, 2005 IEEE International Symposium on Circuits and Systems.