The Effect of Elevated Temperature on Latchup and Bit Errors in CMOS Devices
暂无分享,去创建一个
[1] B. L. Bhuva,et al. Single Event Upset Dependence on Temperature or an NMOS/Resistive-Load Static RAM , 1986, IEEE Transactions on Nuclear Science.
[2] E. C. Smith,et al. Simulation of Cosmic-Ray Induced Soft Errors and Latchup in Integrated-Circuit Computer Memories , 1979, IEEE Transactions on Nuclear Science.
[3] A. B. Campbell,et al. Investigation of soft upsets in integrated circuit memories and charge collection in semiconductor test structures by the use of an ion microbeam , 1983 .
[4] Donald K. Nichols,et al. Single Event Upset (SEU) of Semiconductor Devices - A Summary of JPL Test Data , 1983, IEEE Transactions on Nuclear Science.
[6] R. Koga,et al. Heavy Ion-Induced Single Event Upsets of Microcircuits; A Summary of the Aerospace Corporation Test Data , 1984, IEEE Transactions on Nuclear Science.
[7] R. Koga,et al. Error Analysis and Prevention of Cosmic Ion-Induced Soft Errors in Static CMOS RAMs , 1982, IEEE Transactions on Nuclear Science.