A new test pattern generator for high defect coverage in a BIST environment

In this paper we propose a new Test Pattern Generator (TPG) for the detection of realistic faults occurring in CMOS nanometer technologies. The proposed TPG compares favorably to the corresponding already known TPGs with respect to the fault coverage obtained by test sequences of the same length. Another advantage of the proposed TPG is that the same TPG can be used for testing more than one modules in a SOC.

[1]  Arnaud Virazel,et al.  On using efficient test sequences for BIST , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[2]  Patrick Girard,et al.  An optimized BIST test pattern generator for delay testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[3]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[4]  Spyros Tragoudas,et al.  Exact path delay fault coverage with fundamental ZBDD operations , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Vishwani D. Agrawal,et al.  Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[6]  Robert C. Aitken,et al.  Nanometer Technology Effects on Fault Models for IC Testing , 1999, Computer.