An optimal and flexible delay management technique for VLSI