Forward-looking fault simulation for improved static compaction

Fault simulation of a test set in an order different from the order of generation (e.g., reverse- or random-order fault simulation) is used as a fast and effective method to drop unnecessary tests from a test set in order to reduce its size. We propose an improvement to this type of fault simulation process that makes it even more effective in reducing the test-set size. The proposed improvement allows us to drop tests without simulating them based on the fact that the faults they detect will be detected by tests that will be simulated later, hence the name of the improved procedure: forward-looking fault simulation. We present experimental results to demonstrate the effectiveness of the proposed improvement.

[1]  Irith Pomeranz,et al.  Pattern sensitivity: a property to guide test generation for combinational circuits , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).

[2]  Irith Pomeranz,et al.  COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Michael H. Schulz,et al.  SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  J.H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[5]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[6]  Irith Pomeranz,et al.  Experimental results of forward-looking reverse order fault simulation on industrial circuits with scan , 2001, Proceedings 10th Asian Test Symposium.

[7]  Byungse So Time-efficient automatic test pattern generation systems , 1994 .

[8]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[9]  Irith Pomeranz,et al.  Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..