Forward-looking fault simulation for improved static compaction
暂无分享,去创建一个
[1] Irith Pomeranz,et al. Pattern sensitivity: a property to guide test generation for combinational circuits , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).
[2] Irith Pomeranz,et al. COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Michael H. Schulz,et al. SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] J.H. Patel,et al. Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[5] Sarita Thakar,et al. On the generation of test patterns for combinational circuits , 1993 .
[6] Irith Pomeranz,et al. Experimental results of forward-looking reverse order fault simulation on industrial circuits with scan , 2001, Proceedings 10th Asian Test Symposium.
[7] Byungse So. Time-efficient automatic test pattern generation systems , 1994 .
[8] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[9] Irith Pomeranz,et al. Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..