Hardware implementation of the MD5 algorithm

Abstract The paper presents a hardware implementation of the MD5 hash generator. The generator comprises MD5 processing unit, data exchange interface and memory block for storing input messages. A general concept and implementation of the MD5 generator modules is described. Presented solution is based on the finite state machines; its performance is compared with other MD5 implementations. The MD5 generator has been modelled using VHDL and targeted to a Xilinx Spartan-3E device. Unlike compared implementations, which are mainly designated for Internet applications, this module is optimised to work as a part of video based device for measuring road traffic parameters. The MD5 generator is responsible for signing video stream captured in real time.

[1]  wieslaw pamula,et al.  Issues of hardware implementation of image based vehicle detection , 2008 .

[2]  Howard M. Heys,et al.  FPGA implementation of MD5 hash algorithm , 2001, Canadian Conference on Electrical and Computer Engineering 2001. Conference Proceedings (Cat. No.01TH8555).

[3]  Tung-Sang Ng,et al.  A unified architecture of MD5 and RIPEMD-160 hash algorithms , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  Matti Tommiska,et al.  Hardware Implementation Analysis of the MD5 Hash Algorithm , 2005, Proceedings of the 38th Annual Hawaii International Conference on System Sciences.

[5]  Arun K. Somani,et al.  Hashchip: A shared-resource multi-hash function processor architecture on FPGA , 2007, Integr..