The Evaluation Platform for Testing Fault-Tolerance Methodologies in Electro-Mechanical Applications

The aim of this paper is to present a new platform for estimating the fault-tolerance quality of electro-mechanical applications based on FPGAs. We demonstrate one working example of such EM application that was evaluated using our platform: the mechanical robot and its electronic controller in an FPGA. Different building blocks of the electronic robot controller allow to model different effects of faults on the whole mission of the robot (searching a path in a maze). In the experiments, the mechanical robot is simulated in the simulation environment, where the effects of faults injected into its controller can be seen. In this way, it is possible to differentiate between the fault that causes the failure of the system and the fault that only decreases the performance. Further extensions of the platform focus on the interconnection of the platform with the functional verification environment working directly in FPGA that allows automation and speed-up of checking the correctness of the system after the injection of faults.

[1]  S. J. Cutts,et al.  A collaborative approach to the More Electric Aircraft , 2002 .

[2]  Prashant Sharma,et al.  Fault Tolerance in FPGA Architecture Using Hardware Controller - A Design Approach , 2009, 2009 International Conference on Advances in Recent Technologies in Communication and Computing.

[3]  Zdenek Kotásek,et al.  SEU Simulation Framework for Xilinx FPGA: First Step towards Testing Fault Tolerant Systems , 2011, 2011 14th Euromicro Conference on Digital System Design.

[4]  Luca Sterpone,et al.  On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications , 2008, 2008 Design, Automation and Test in Europe.

[5]  Donal Heffernan,et al.  Expanding Automotive Electronic Systems , 2002, Computer.

[6]  Heng Zhang,et al.  Designing an Effective Constraint Solver in Coverage Directed Test Generation , 2009, 2009 International Conference on Embedded Software and Systems.

[7]  John M. Emmert,et al.  A survey of fault tolerant methodologies for FPGAs , 2006, TODE.

[8]  Tapan J. Chakraborty,et al.  A TMR Scheme for SEU Mitigation in Scan Flip-Flops , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[9]  D. Bortolato,et al.  Errata to “Identification and Classification of Single-Event Upsets in the Configuration Memory of SRAM-Based FPGAs” , 2003 .

[10]  Marco D. Santambrogio,et al.  TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[11]  Richard T. Vaughan,et al.  The Player/Stage Project: Tools for Multi-Robot and Distributed Sensor Systems , 2003 .

[12]  J. W. Bennett,et al.  Fault-tolerant control architecture for an electrical actuator , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[13]  Charles E. Stroud,et al.  Dynamic fault tolerance in FPGAs via partial reconfiguration , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[14]  M. P. Jomu George,et al.  Performance analysis of constraint solvers for coverage directed test generation , 2011, ICM 2011 Proceeding.

[15]  Ondrej Lengál,et al.  HAVEN: An Open Framework for FPGA-Accelerated Functional Verification of Hardware , 2011, Haifa Verification Conference.

[16]  Michael J. Wirthlin,et al.  A Comparison of fault-tolerant memories in SRAM-based FPGAs , 2010, 2010 IEEE Aerospace Conference.

[17]  Brent E. Nelson,et al.  Rapid prototyping tools for FPGA designs: RapidSmith , 2010, 2010 International Conference on Field-Programmable Technology.

[18]  Fabio Salice,et al.  RAM-based fault tolerant state machines for FPGAs , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).