Reversible online BIST using bidirectional BILBO

Test generation for reversible circuits is currently gaining interest due to its feasibility towards quantum implementation and asymptotically zero-power dissipation. A novel BIST (Built-In-Self-Test) method for reversible circuits is proposed in this paper. New bidirectional D-latch and D-flipflop designs are introduced. A Reversible BILBO (Built-in-Logic-Block-Observer) based on conventional BILBO is designed to facilitate the BIST procedure. The complete test procedure is executed and experimental results are analyzed for both stuck at and missing gate faults (MGF) with 100% fault coverage.

[1]  Robert Wille,et al.  BDD-based synthesis of reversible logic for large functions , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[2]  Kozo Kinoshita,et al.  Conservative Logic Elements and Their Universality , 1979, IEEE Transactions on Computers.

[3]  Hafizur Rahaman,et al.  On the Detection of Missing-Gate Faults in Reversible Circuits by a Universal Test Set , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[4]  Andrew Steane.  How to build a 300 bit, 1 Gop quantum computer , 2004 .

[5]  Gerhard W. Dueck,et al.  Toffoli network synthesis with templates , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  John P. Hayes,et al.  Testing for missing-gate faults in reversible circuits , 2004, 13th Asian Test Symposium.

[7]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[8]  Alexis De Vos,et al.  A reversible carry-look-ahead adder using control gates , 2002, Integr..

[9]  Stefan Frehse,et al.  Debugging of Toffoli networks , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[10]  Michael P. Frank,et al.  Introduction to reversible computing: motivation, progress, and challenges , 2005, CF '05.

[11]  John P. Hayes,et al.  Synthesis of reversible logic circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Andreas Steininger,et al.  Testing and built-in self-test - A survey , 2000, J. Syst. Archit..

[13]  John P. Hayes,et al.  A Family of Logical Fault Models for Reversible Circuits , 2005, 14th Asian Test Symposium (ATS'05).

[14]  John P. Hayes,et al.  Fault testing for reversible circuits , 2003, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Martin Lukac,et al.  Test generation and fault localization for quantum circuits , 2005, 35th International Symposium on Multiple-Valued Logic (ISMVL'05).

[16]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[17]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[18]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.