Analytical delay models for RLC interconnects under ramp input
暂无分享,去创建一个
[1] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[2] Andrew B. Kahng,et al. An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Hideki Hasegawa,et al. Analysis of Interconnection Delay on Very High-Speed LSI/VLSI Chips Using an MIS Microstrip Line Model , 1984 .
[4] Jason Cong,et al. Optimal wiresizing under Elmore delay model , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] W. C. Elmore. The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .
[6] Yu-Min Lee,et al. Optimal wire-sizing function under the Elmore delay model with bounded wire sizes , 2002 .
[7] Andrew B. Kahng,et al. Two-pole analysis of interconnection trees , 1995, Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95).
[8] Andrew B. Kahng,et al. Analytical delay models for VLSI interconnects under ramp input , 1996, ICCAD 1996.