New VLSI architectures for three-level correlators

This paper presents the VLSI architectures for three-level correlator design based on 1-μm CMOS technology. The architecture performs very high speed, real-time, three-level cross-correlation of signals. Two architectures, one for serial incoming samples of signals (serial data) and the other for stored signal samples (parallel data), are described in the paper.

[1]  Arnon D. Cohen,et al.  Adaptive Real-Time Wavelet Detection , 1983, IEEE Transactions on Biomedical Engineering.

[2]  Ronald W. Schafer,et al.  Real-time digital hardware pitch detector , 1976 .

[3]  Arnon D. Cohen,et al.  Fast Correlation Estimation by a Random Reference Correlator , 1983, IEEE Transactions on Instrumentation and Measurement.

[4]  Jerry M. Mendel,et al.  Real-time robust pitch detector , 1992, [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[5]  Clare D. McGillem,et al.  The use of a high sampling rate and ternary quantization to improve the performance of the random reference correlator (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[6]  Ke-Yen Chang,et al.  Modified digital correlator and its estimation errors , 1970, IEEE Trans. Inf. Theory.