Hierarchical tolerance analysis using statistical behavioral models

A methodology is presented for deriving statistical models of analog and digital circuit cells at the behavioral level. These models can be combined in a single simulation environment for efficient yield estimation of large circuits. The motivation is the growing importance of mixed analog/digital ASICs and the impracticality of traditional approaches to tolerance analysis based on computationally intensive device-level simulation. An efficient method of mapping from device-level space to behavioral space which requires no a priori assumption about the analytical mapping is presented. The method is demonstrated using an operational amplifier example. By combining the mapping with statistical methods, tolerance information is included in the behavioral model. A statistical model giving the mean, standard deviation, and correlation of behavioral parameters is obtained. Hence the tolerance analysis problem can be defined at the behavioral level of simulation and the statistical behavioral models combined to estimate the variation of system level performance. This hierarchical methodology is demonstrated using a two-stage flash analog-to-digital converter circuit. Compared to device-level simulation, a fifteen-fold gain in efficiency, and accuracy to within 2% were achieved in the yield estimate using a static performance specification.

[1]  Robert Spence,et al.  Tolerance Design of Electronic Circuits , 1997 .

[2]  G. W. Snedecor.  Statistical Methods , 1964 .

[3]  N. Draper,et al.  Applied Regression Analysis , 1966 .

[4]  Jacques Benkoski,et al.  A New Approach to Hierarchical and Statistical Timing Simulations , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Tamal Mukherjee,et al.  Rapid yield estimation as a computer aid for analog circuit design , 1991 .

[6]  J. Solomon,et al.  Macromodeling of integrated circuit operational amplifiers , 1974 .

[7]  James M. Ortega,et al.  Iterative solution of nonlinear equations in several variables , 2014, Computer science and applied mathematics.

[8]  H.A. Mantooth,et al.  Behavioral simulation of a 3-bit flash ADC , 1990, IEEE International Symposium on Circuits and Systems.

[9]  Resve A. Saleh,et al.  Consistency checking and optimization of macromodels , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Peter Feldmann,et al.  Statistical integrated circuit design , 1993 .

[11]  R. S. Gyurcsik,et al.  Hierarchical Yield Estimation Of Large Analog Integrated Circuits , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[12]  T. Downs,et al.  A partitioning approach to yield estimation for large circuits and systems , 1984 .

[13]  John E. Purviance,et al.  CAD for statistical analysis and design of microwave circuits , 1991 .

[14]  Timothy N. Trick,et al.  A Study of Variance Reduction Techniques for Estimating Circuit Yields , 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Alberto L. Sangiovanni-Vincentelli,et al.  Verification of Nyquist data converters using behavioral simulation , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  K. Singhal,et al.  Statistical design centering and tolerancing using parametric sampling , 1981 .

[17]  Peter Y. K. Cheung,et al.  Modelling behaviour and tolerances in analogue cells , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[18]  Peter Y. K. Cheung,et al.  Tolerance Analysis Using Behavioral Models , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.