Bit-flipping BIST

A scan-based BIST scheme is presented which guarantees complete fault coverage with very low hardware overhead. A probabilistic analysis shows that the output of an LFSR which feeds a scan path has to be modified only at a few bits in order to transform the random patterns into a complete test set. These modifications may be implemented by a bit-flipping function which has the LFSR-state as an input, and flips the value shifted into the scan path at certain times. A procedure is described for synthesizing the additional bit-flipping circuitry, and the experimental results indicate that this mixed-mode BIST scheme requires less hardware for complete fault coverage than all the other scan-based BIST approaches published so far.

[1]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[2]  B. Courtois,et al.  GENERATION OF VECTOR PATTERNS THROUGH RESEEDING OF , 1992 .

[3]  Dhiraj K. Pradhan,et al.  A novel pattern generator for near-perfect fault-coverage , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[4]  Nur A. Touba,et al.  Transformed pseudo-random patterns for BIST , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[5]  Hans-Joachim Wunderlich.  PROTEST: A Tool for Probabilistic Testability Analysis , 1985, DAC 1985.

[6]  Edward J. McCluskey,et al.  Circuits for Pseudo-Exhaustive Test Pattern Generation. , 1986 .

[7]  Hans-Joachim Wunderlich,et al.  Generating pseudo-exhaustive vectors for external testing , 1990, Proceedings. International Test Conference 1990.

[8]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[9]  Christian Dufaza,et al.  BIST hardware generator for mixed test scheme , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[10]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[11]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .

[12]  Wilfried Daehn,et al.  Hardware Test Pattern Generation for Built-In Testing , 1981, International Test Conference.

[13]  Hans-Joachim Wunderlich,et al.  TESTCHIP: a chip for weighted random pattern generation, evaluation, and test control , 1991 .

[14]  Sheldon B. Akers,et al.  Test set embedding in a built-in self-test environment , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[15]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[16]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[17]  Arnold L. Rosenberg,et al.  Exhaustive Generation of Bit Patterns with Applications to VLSI Self-Testing , 1983, IEEE Transactions on Computers.

[18]  Hans-Joachim Wunderlich,et al.  TESTCHIP: A Chip for Weighted Random Pattern Generation, Evaluation, and Test Control , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[19]  Hans-Joachim Wunderlich,et al.  Self test using unequiprobable random patterns , 1987 .

[20]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[21]  Hans-Joachim Wunderlich,et al.  Pattern generation for a deterministic BIST scheme , 1995, ICCAD.

[22]  John A. Waicukauski,et al.  A Method for Generating Weighted Random Test Patterns , 1989, IBM J. Res. Dev..

[23]  Nur A. Touba,et al.  Synthesis of mapping logic for generating transformed pseudo-random patterns for BIST , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[24]  Eric Lindbloom,et al.  Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test , 1983, IBM J. Res. Dev..