On combining fault classification and error propagation analysis in RT-Level dependability evaluation

Early analysis of the functional impact of faults aims either at classifying the faults according to their main potential effect, or at analyzing more in depth the error propagation paths in the circuit. This paper presents the results of extensive SEU-like fault injections performed on a VHDL model of the 8051 micro-controller. The advantage of combining the two types of analyses and the impact of the workload are discussed.

[1]  Régis Leveugle,et al.  Detailed comparison of dependability analyses performed at RT and gate levels , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[2]  Marco Ottavi,et al.  Bit flip injection in processor-based architectures: a case study , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[3]  Régis Leveugle.  Fault injection in VHDL descriptions and emulation , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[4]  Régis Leveugle,et al.  Multi-Level Fault Injections in VHDL Descriptions: Alternative Approaches and Experiments , 2003, J. Electron. Test..

[5]  Massimo Violante,et al.  Exploiting FPGA-based techniques for fault injection campaigns on VLSI circuits , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[6]  Johan Karlsson,et al.  Fault injection into VHDL models: the MEFISTO tool , 1994 .