Enhanced Spin-Diode Synthesis Using Logic Sharing

Transistor scaling is the major contributor toward continuous improvement of circuit performance. However, the reduction of transistor dimensions increases several fabrication and design challenges. In this sense, several post CMOS devices are being investigated. Recently, the magnetoresistive spin-diode was proposed and the possibility to implement logic gates exploiting this kind of device has been demonstrated. The spin-diode technology has the INV, NOR2 and XNOR2 as basis logic functions, which is quite different from the CMOS basic gates. This paper proposes an algorithm that improves the state-of-the-art synthesis algorithm for the spin-diode technology. Also, this paper presents some optimized designs of functions that appear frequently in circuits. Results show a reduction of more than 3% in number of diodes, compared to the state-of-the-art algorithm.

[1]  Erik Lind,et al.  Performance Evaluation of III–V Nanowire Transistors , 2012, IEEE Transactions on Electron Devices.

[2]  D. Tougaw,et al.  A Scalable Signal Distribution Network for Quantum-Dot Cellular Automata , 2013, IEEE Transactions on Nanotechnology.

[3]  H.-S. Philip Wong,et al.  Combinational Logic Design Using Six-Terminal NEM Relays , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  M. Schroter,et al.  Carbon Nanotube FET Technology for Radio-Frequency Electronics: State-of-the-Art Overview , 2013, IEEE Journal of the Electron Devices Society.

[5]  G.A. Jullien,et al.  A method of majority logic reduction for quantum cellular automata , 2004, IEEE Transactions on Nanotechnology.

[6]  Xuejun Yang,et al.  Performing Stateful Logic on Memristor Memory , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[8]  Jongwon Lee,et al.  A Low-Power 40-Gb/s 1:2 Demultiplexer IC Based on a Resonant Tunneling Diode , 2012, IEEE Transactions on Nanotechnology.

[9]  Mayler G. A. Martins,et al.  Spin diode network synthesis using functional composition , 2013, 2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI).

[10]  Wei Wei,et al.  Design and Evaluation of a Hybrid Memory Cell by Single-Electron Transfer , 2013, IEEE Transactions on Nanotechnology.

[11]  Joseph S. Friedman,et al.  Complementary Magnetic Tunnel Junction Logic , 2014, IEEE Transactions on Electron Devices.

[12]  Luca Gaetano Amarù,et al.  Nanowire systems: technology and design , 2014, Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences.

[13]  K. Keutzer.  DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, 24th ACM/IEEE Design Automation Conference.

[14]  Yehea I. Ismail,et al.  InMnAs magnetoresistive spin-diode logic , 2012, GLSVLSI '12.

[15]  J.A. Connelley.  Digital integrated electronics , 1977, Proceedings of the IEEE.

[16]  Bruce W Wessels,et al.  Ferromagnetic semiconductors and the role of disorder , 2008 .

[17]  Mayler G. A. Martins,et al.  Functional composition: A new paradigm for performing logic synthesis , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[18]  Joseph S. Friedman,et al.  Emitter-Coupled Spin-Transistor Logic: Cascaded Spintronic Computing Beyond 10 GHz , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[19]  Chun-Yao Wang,et al.  Recognition of Fanout-free Functions , 2007, 2007 Asia and South Pacific Design Automation Conference.

[20]  Mayler G. A. Martins,et al.  Boolean factoring with multi-objective goals , 2010, 2010 IEEE International Conference on Computer Design.

[21]  Bruce W Wessels,et al.  Giant magnetoresistance of magnetic semiconductor heterojunctions , 2009 .

[22]  J. S. Friedman,et al.  A Spin-Diode Logic Family , 2012, IEEE Transactions on Nanotechnology.