Variability-and reliability-aware design for 16/14nm and beyond technology

Device variability and reliability are becoming increasingly important for nano-CMOS technology and circuits, due to the shrinking circuit design margin with the downscaling supply voltage (Vdd). Therefore, robust design should have the awareness of both variability and reliability. In FinFET technology, strong correlation between the variations of device electrical parameters is found, due to the larger impacts of line-edge roughness (LER) in FinFET structure. Accurate compact models and new design methodology for random variability in FinFETs were proposed for the variation-and correlation-aware design. For the reliability awareness, the impacts of BTI-induced temporal shift and the layout dependent aging effects should be taken into account for the optimization of end-of-life (EOL) performance/power/area (PPA). New-generation aging model and circuit reliability simulator for FinFETs were proposed and developed in industry-standard EDA tools. Future challenges are also pointed out, such as statistical BTI and RTN. The results are helpful for the robust and resilient design for 16/14nm and beyond.

[1]  Andrew R. Brown,et al.  Statistical variability and reliability in nanoscale FinFETs , 2011, 2011 International Electron Devices Meeting.

[2]  Taiki Uemura,et al.  New insights into 10nm FinFET BTI and its variation considering the local layout effects , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[3]  Ru Huang,et al.  A Device-Level Characterization Approach to Quantify the Impacts of Different Random Variation Sources in FinFET Technology , 2016, IEEE Electron Device Letters.

[4]  Xiaofei Wang,et al.  A revolving reference odometer circuit for BTI-induced frequency fluctuation measurements under fast DVFS transients , 2014, 2015 IEEE International Reliability Physics Symposium.

[5]  F. Andrieu,et al.  Reliability compact modeling approach for layout dependent effects in advanced CMOS nodes , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[6]  Runsheng Wang,et al.  Towards the systematic study of aging induced dynamic variability in nano-MOSFETs: Adding the missing cycle-to-cycle variation effects into device-to-device variation , 2011, 2011 International Electron Devices Meeting.

[7]  Ru Huang,et al.  New insights into the near-threshold design in nanoscale FinFET technology for sub-0.2V applications , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[8]  Kaushik Roy,et al.  Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era , 2010, Proceedings of the IEEE.

[9]  Peng Hao,et al.  Towards reliability-aware circuit design in nanoscale FinFET technology: — New-generation aging model and circuit reliability simulator , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[10]  Ru Huang,et al.  Accelerated Aging in Analog and Digital Circuits With Feedback , 2015, IEEE Transactions on Device and Materials Reliability.

[11]  Mark Anders,et al.  Near-threshold voltage (NTV) design — Opportunities and challenges , 2012, DAC Design Automation Conference 2012.

[12]  P. Ren,et al.  Too noisy at the nanoscale? — The rise of random telegraph noise (RTN) in devices and circuits , 2016, 2016 IEEE International Nanoelectronics Conference (INEC).

[13]  Trent McConaghy,et al.  Variation-Aware Design of Custom Integrated Circuits: A Hands-on Field Guide , 2012 .

[14]  Hanming Wu,et al.  New observations on AC NBTI induced dynamic variability in scaled high-κ/Metal-gate MOSFETs: Characterization, origin of frequency dependence, and impacts on circuits , 2012, 2012 International Electron Devices Meeting.

[15]  Meng Li,et al.  Layout-dependent aging mitigation for critical path timing , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[16]  David Blaauw,et al.  Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits , 2010, Proceedings of the IEEE.

[17]  Ru Huang,et al.  New insights into the design for end-of-life variability of NBTI in scaled high-κ/metal-gate Technology for the nano-reliability era , 2014, 2014 IEEE International Electron Devices Meeting.

[18]  B. Cheng,et al.  Simulation based transistor-SRAM co-design in the presence of statistical variability and reliability , 2013, 2013 IEEE International Electron Devices Meeting.

[19]  K.J. Kuhn,et al.  Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS , 2007, 2007 IEEE International Electron Devices Meeting.

[20]  James H. Stathis,et al.  Reliability challenges for the 10nm node and beyond , 2014, 2014 IEEE International Electron Devices Meeting.

[21]  Ru Huang,et al.  Reliability variability simulation methodology for IC design: An EDA perspective , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[22]  Ru Huang,et al.  New insights into AC RTN in scaled high-к / metal-gate MOSFETs under digital circuit operations , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[23]  Ru Huang,et al.  Deep understanding of random telegraph noise (RTN) effects on SRAM stability , 2016, 2016 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA).

[24]  Ru Huang,et al.  Deep understanding of AC RTN in MuGFETs through new characterization method and impacts on logic circuits , 2013, 2013 Symposium on VLSI Technology.

[25]  Ru Huang,et al.  A unified approach for trap-aware device/circuit co-design in nanoscale CMOS technology , 2013, 2013 IEEE International Electron Devices Meeting.

[26]  Ru Huang,et al.  Adding the missing time-dependent layout dependency into device-circuit-layout co-optimization - New findings on the layout dependent aging effects , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[27]  Ru Huang,et al.  Predictive compact modeling of random variations in FinFET technology for 16/14nm node and beyond , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[28]  P. Ren,et al.  Understanding NBTI-induced dynamic variability in the nano-reliability Era: From devices to circuits , 2015, 2015 IEEE 22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[29]  Runsheng Wang,et al.  Layout dependent BTI and HCI degradation in nano CMOS technology: A new time-dependent LDE and impacts on circuit at end of life , 2016, 2016 International Conference on IC Design and Technology (ICICDT).