Reconfigurable Computing In Communications Systems

Reconfigurable computing attempts to reduce both the temporal and spatial redundancy in computation by utilizing the reprogrammability of SRAM-based FPGA devices. As its environment changes, reconfigurable hardware adapts to this change by reconfiguring itself. In the beginning of the thesis, the terminology, history, manufacturers and design software of reconfigurable computing are presented. The applications of reconfigurable computing in communications technology may be far-reaching but have remained almost untapped. The potential applications of reconfigurable computing include, but are not limited to, digital image processing, simulation of communications systems, cryptography and digital signal processing. These application areas are surveyed and several examples of the advantages of reconfigurable computing are presented. The applications of reconfigurable computing in network routing problems include adaptive routing algorithms and hardware-based computation acceleration. Of the latter, an FPGA-based version of Dijkstra's shortest path algorithm and an FPGA-based accelerator unit in an Internet standard proposal are presented.

[1]  Michael Bolotski Andr,et al.  Unifying FPGAs and SIMD Arrays , 1994 .

[2]  Harry Hsieh,et al.  A user programmable reconfigurable logic array , 1986 .

[3]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[4]  Matti Tommiska.  AN FPGA-BASED SIMULATION AND IMPLEMENTATION OF THE AAL TYPE 2 RECEIVER , 1998 .

[5]  Stanley Mazor,et al.  The history of the 4004 , 1996, IEEE Micro.

[6]  Nick Tredennick.  Microprocessor-Based Computers , 1996, Computer.

[7]  Stephen G. Wilson,et al.  Digital Modulation and Coding , 1995 .

[8]  Michael John Sebastian Smith,et al.  Application-specific integrated circuits , 1997 .

[9]  Kai Wing Tse,et al.  Implementation of the data encryption standard algorithm with FPGAs , 1994 .

[10]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[11]  Dimitri P. Bertsekas,et al.  Data Networks , 1986 .

[12]  Kalevi Kilkki.  Simple Integrated Media Access (SIMA) , 1997 .

[13]  N. Tredennick.  Technology and business: forces driving microprocessor evolution , 1995 .

[14]  A. Lynn Abbott,et al.  Image Processing on a Custom Computing Platform , 1994, FPL.

[15]  Michael S. Malone,et al.  The microprocessor - a biography , 1995 .

[16]  Ian Page.  Constructing hardware-software systems from a single description , 1996, J. VLSI Signal Process..

[17]  John von Neumann,et al.  Theory Of Self Reproducing Automata , 1967 .

[18]  G. Jack Lipovski,et al.  Parallel computing - theory and comparisons , 1987 .

[19]  Mark Shand,et al.  Programmable active memories: reconfigurable systems come of age , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[20]  John D. Villasenor,et al.  Issues in wireless video coding using run-time-reconfigurable FPGAs , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[21]  André DeHon,et al.  Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density , 1996 .

[22]  Jon Crowcroft,et al.  Quality-of-Service Routing for Supporting Multimedia Applications , 1996, IEEE J. Sel. Areas Commun..

[23]  Whitfield Diffie,et al.  New Directions in Cryptography , 1976, IEEE Trans. Inf. Theory.

[24]  Yakov Rekhter,et al.  An Architecture for IP Address Allocation with CIDR , 1993, RFC.

[25]  Mark Shand,et al.  Fast implementations of RSA cryptography , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.

[26]  Steven K. Knapp.  Using Programmable Logic to Accelerate DSP Functions , 1995 .

[27]  Michael Gschwind,et al.  Migration from Schematic-Based Designs to a VHDL Synthesis Environment , 1996, FPL.

[28]  Edsger W. Dijkstra,et al.  A note on two problems in connexion with graphs , 1959, Numerische Mathematik.

[29]  Susan Hares,et al.  BGP4/IDRP for IP - OSPF Interaction , 1994, RFC.

[30]  Rajeev Jain,et al.  Techniques for FPGA Implementation of Video Compression Systems , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[31]  A. Lyman Chapin,et al.  Open Systems Networking: Tcp/Ip and Osi , 1993 .

[32]  Adi Shamir,et al.  A method for obtaining digital signatures and public-key cryptosystems , 1978, CACM.

[33]  Y. Meyer,et al.  Wavelets and Filter Banks , 1991 .

[34]  J. Stevens.  DSPs in communications , 1998 .

[35]  Jean Vuillemin,et al.  Introduction to programmable active memories , 1990 .

[36]  André DeHon,et al.  Reconfigurable architectures for general-purpose computing , 1996 .

[37]  Robert C. Minnick,et al.  A Survey of Microcellular Research , 1967, JACM.

[38]  Bertram Bussell,et al.  Parallel Processing in a Restructurable Computer System , 1963, IEEE Trans. Electron. Comput..

[39]  Lixia Zhang,et al.  Resource ReSerVation Protocol (RSVP) - Version 1 Functional Specification , 1997, RFC.

[40]  John D. Villasenor,et al.  Video communications using rapidly reconfigurable hardware , 1995, IEEE Trans. Circuits Syst. Video Technol..

[41]  David A. Patterson,et al.  Computer Organization & Design: The Hardware/Software Interface , 1993 .

[42]  Mark Allen Weiss,et al.  Data structures and algorithm analysis in C , 1991 .

[43]  Jonathan Rose,et al.  CALL FOR ARTICLES IEEE Design & Test of Computers Special Issue on Microprocessors , 1996 .

[44]  Yakov Rekhter,et al.  A Border Gateway Protocol 4 (BGP-4) , 1994, RFC.

[45]  Vijay K. Madisetti.  VLSI Digital Signal Processors: An Introduction to Rapid Prototyping and Design Synthesis , 1995 .

[46]  Herman H. Goldstine,et al.  Preliminary discussion of the logical design of an electronic computing instrument (1946) , 1989 .