MALU-an ALU with single period multiplication

An ALU design which can perform Mbit/spl times/Nbit multiplication within single instruction period is presented in this paper. The architecture, operation control and logic for this ALU are given. Logical and spice (with 2 /spl mu/m CMOS technology) simulation results are also given. It can be used in MPUs and MCUs to enhance their computation capability.

[1]  Louis P. Rubinfield A Proof of the Modified Booth's Algorithm for Multiplication , 1975, IEEE Transactions on Computers.

[2]  JOHN L. HENNESSY,et al.  VLSI Processor Architecture , 1984, IEEE Transactions on Computers.