BIST TPG for faults in system backplanes

A built-in self-test (BIST) methodology to test system backplanes by using BIST functionality in each of its constituent boards is presented. Since the configurations of systems change frequently, at the system level, the proposed methodology employs a simple test schedule which can be easily changed whenever the system configuration is changed. Since the boards used in such systems are designed for use in a wide variety of systems, the proposed methodology defines the test objectives to be achieved by a board's BIST circuit in terms of the board's edge pin connections, independent of the configurations of the systems in which the board may be used. It is shown that the combination of the proposed test schedule and the availability, on each board in the system, of any BIST circuit that satisfies the proposed test objectives, guarantees safe testing of faults in backplanes. A programmable test architecture and an algorithm to program the architecture to obtain BIST that satisfies the test objectives is also presented. Finally, the applicability and effectiveness of the methodology is demonstrated via its application to multiple configurations of an example system that uses a VME backplane.

[1]  Najmi T. Jarwala,et al.  A secure data transmission scheme for 1149.1 backplane test bus , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[2]  Frank W. Angelotti,et al.  System level interconnect test in a tristate environment , 1993, Proceedings of IEEE International Test Conference - (ITC).

[3]  Paul Wagner,et al.  INTERCONNECT TESTING WITH BOUNDARY SCAN , 1987 .

[4]  Lee Whetsel.  Hierarchically accessing 1149.1 applications in a system environment , 1993, Proceedings of IEEE International Test Conference - (ITC).

[5]  Frank W. Angelotti.  Modeling for structured system interconnect test , 1994, Proceedings., International Test Conference.

[6]  Najmi T. Jarwala,et al.  A new framework for analyzing test generation and diagnosis algorithms for wiring interconnects , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[7]  Sandeep K. Gupta,et al.  Test generation and embedding for built-in self-test , 1996 .

[8]  Cheng-Wen Wu,et al.  Hierarchical testing using the IEEE Std 1149.5 module test and maintenance slave interface module , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).

[9]  Shyh-Jye Jou,et al.  Decentralized BIST for 1149.1 and 1149.5 based interconnects , 1996, Proceedings ED&TC European Design and Test Conference.

[10]  William H. Kautz,et al.  Testing for Faults in Wiring Networks , 1974, IEEE Transactions on Computers.

[11]  José M. Ferreira,et al.  Boundary scan test, test methodology, and fault modeling , 1991, J. Electron. Test..

[12]  Benoit Nadeau-Dostie,et al.  BIST of PCB interconnects using boundary-scan architecture , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  W. Kent Fuchs,et al.  Optimal interconnect diagnosis of wiring networks , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Lee Whetsel.  A Proposed Method of Accessing 1149.1 in a Backplane Environment , 1992, Proceedings International Test Conference 1992.

[15]  Najmi T. Jarwala,et al.  A unified theory for designing optimal test generation and diagnosis algorithms for board interconnects , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[16]  Melvin A. Breuer,et al.  MAXIMAL DIAGNOSIS FOR WIRING NETWORKS , 1991, 1991, Proceedings. International Test Conference.

[17]  T. Kropf,et al.  Self testable boards with standard IEEE 1149.5 module test and maintenance (MTM) bus interface , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[18]  Yacoub M. El-Ziq,et al.  An ATPG driver selection algorithm for interconnect test with boundary scan , 1992, Proceedings International Test Conference 1992.

[19]  Prabhakar Goel,et al.  Electronic Chip-In-Place Test , 1982, DAC 1982.

[20]  Sandeep K. Gupta,et al.  BIST TPGs for faults in board level interconnect via boundary scan , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).