IDEA and AES, two cryptographic algorithms implemented using partial and dynamic reconfiguration

In this work, we present our experience in implementing two different cryptographic algorithms in an FPGA: IDEA and AES. Both implementations have been done by means of mixing Handel-C and VHDL and using partial and dynamic reconfiguration in order to reach a very high performance. In both cases, we have obtained very satisfactory results, achieving 27.948Gb/s in the IDEA algorithm and 24.922Gb/s in the AES algorithm.

[1]  Seong-Moo Yoo,et al.  An AES crypto chip using a high-speed parallel pipelined architecture , 2005, Microprocess. Microsystems.

[2]  Monk-Ping Leong,et al.  Tradeoffs in Parallel and Serial Implementations of the International Data Encryption Algorithm IDEA , 2001, CHES.

[3]  Christof Paar,et al.  An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists , 2000, AES Candidate Conference.

[4]  Máire O'Neill,et al.  High Performance Single-Chip FPGA Rijndael Algorithm Implementations , 2001, CHES.

[5]  Keshab K. Parhi,et al.  High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Vincent Rijmen,et al.  The Block Cipher Rijndael , 1998, CARDIS.

[7]  염흥렬,et al.  [서평]「Applied Cryptography」 , 1997 .

[8]  José D. P. Rolim,et al.  A Comparative Study of Performance of AES Final Candidates Using FPGAs , 2000, CHES.

[9]  Miguel A. Vega-Rodríguez,et al.  A Dynamically and Partially Reconfigurable Implementation of the IDEA Algorithm Using FPGAs and Handel-C , 2007, J. Univers. Comput. Sci..

[10]  John B. Shoven,et al.  I , Edinburgh Medical and Surgical Journal.

[11]  Tim Good,et al.  AES on FPGA from the Fastest to the Smallest , 2005, CHES.

[12]  Shuenn-Shyang Wang,et al.  An efficient FPGA implementation of advanced encryption standard algorithm , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[13]  Antti Hämäläinen,et al.  8 Gigabits per Second Implementation of the IDEA Cryptographic Algorithm , 2002, FPL.

[14]  Volnei A. Pedroni.  Circuit Design with VHDL , 2004 .

[15]  Jean-Didier Legat,et al.  Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs , 2003, CHES.

[16]  Máire O'Neill,et al.  Single-Chip FPGA Implementation of the Advanced Encryption Standard Algorithm , 2001, FPL.

[17]  John V. McCanny,et al.  Rijndael FPGA implementation utilizing look-up tables , 2001, 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578).

[18]  Annie Pérez,et al.  AES Implementation on FPGA: Time - Flexibility Tradeoff , 2002, FPL.

[19]  Michalis D. Galanis,et al.  64-bit Block ciphers: hardware implementations and comparison analysis , 2004, Comput. Electr. Eng..

[20]  Ingrid Verbauwhede,et al.  A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[21]  Scott McMillan,et al.  JBitsTM Implementations of the Advanced Encryption Standard (Rijndael) , 2001, FPL.

[22]  Monk-Ping Leong,et al.  A bit-serial implementation of the international data encryption algorithm IDEA , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[23]  Christof Paar,et al.  An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Sergio López-Buedo,et al.  Using Partial Reconfiguration in Cryptographic Applications: An Implementation of the IDEA Algorithm , 2003, FPL.

[25]  Alok N. Choudhary,et al.  Exploring Area/Delay Tradeoffs in an AES FPGA Implementation , 2004, FPL.

[26]  Christof Teuscher,et al.  Approches matérielles et logicielles de l'algorithme de chiffrement IDEA , 2002, Tech. Sci. Informatiques.

[27]  Odysseas G. Koufopavlou,et al.  Architectures and VLSI Implementations of the AES-Proposal Rijndael , 2002, IEEE Trans. Computers.

[28]  Kris Gaj,et al.  Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays , 2001, CT-RSA.

[29]  Ioannis Papaefstathiou,et al.  Design-space exploration of the most widely used cryptography algorithms , 2004, Microprocess. Microsystems.

[30]  Ramachandran Vaidyanathan,et al.  Dynamic reconfiguration - architectures and algorithms , 2003, Series in computer science.

[31]  Wael M. Badawy,et al.  A novel pipelined threads architecture for AES encryption algorithm , 2002, Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors.

[32]  Matti Tommiska,et al.  A fully pipelined memoryless 17.8 Gbps AES-128 encryptor , 2003, FPGA '03.

[33]  Antonino Mazzeo,et al.  An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm , 2003, FPL.

[34]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.