Improved Design Debugging Using Maximum Satisfiability
暂无分享,去创建一个
Sean Safarpour | Andreas G. Veneris | Karem A. Sakallah | Hratch Mangassarian | Mark H. Liffiton | K. Sakallah | Hratch Mangassarian | Sean Safarpour | A. Veneris | S. Safarpour
[1] Per Bjesse,et al. DAG-aware circuit compression for formal verification , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[2] Andreas G. Veneris. Fault diagnosis and logic debugging using Boolean satisfiability , 2003, Proceedings. 4th International Workshop on Microprocessor Test and Verification - Common Challenges and Solutions.
[3] Rolf Drechsler,et al. Post-verification debugging of hierarchical designs , 2005, ICCAD 2005.
[4] Shi-Yu Huang,et al. A Fading Algorithm For Sequential Fault Diagnosis , 2004, IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems.
[5] P. R. Menon,et al. Critical Path Tracing: An Alternative to Fault Simulation , 1984, IEEE Des. Test.
[6] Rolf Drechsler,et al. Debugging sequential circuits using Boolean satisfiability , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[7] Ibrahim N. Hajj,et al. Design error diagnosis and correction via test vector simulation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Malay K. Ganai,et al. Robust Boolean reasoning for equivalence checking and functional property verification , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Karem A. Sakallah,et al. On Finding All Minimally Unsatisfiable Subformulas , 2005, SAT.