Low-Power Programmable Pseudorandom Word Generator and Clock Multiplier Unit for High-Speed SerDes Applications

This paper presents the design of a low-power programmable pseudorandom word generator (PRWG) and a low-noise clock multiplier unit (CMU) for high-speed SerDes applications. The PRWG is capable of producing test patterns with sequence length of 27 -1, 210 -1, 215 -1, 2 23 -1, and 231 -1 b according to CCITT recommendations, and the random word is 16-bit wide. High-speed and low-power operations of the PRWG are achieved by parallel feedback techniques. The measured jitter of the CMU is only 3.56 psrms, and the data jitter at the PRWG output is mainly determined by the CMU. Implemented in an 0.18-mum CMOS process, the power dissipation for the PRWG is only 10.8 mW, and the CMU consumes about 87 mW from a 1.8-V supply. This PRWG can be used as a low-cost substitute for external parallel test pattern generators.

[1]  D. Kucharski,et al.  A 40 Gb/s 2.5 V 2/sup 7/-1 PRBS generator in SiGe using a low-voltage logic family , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  H. Veenstra.  1-58 Gb/s PRBS generator with <1.1 ps RMS jitter in InP technology , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[3]  G. Hanke,et al.  A 10 Gb/s silicon bipolar IC for PRBS testing , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[4]  U. Langmann,et al.  PRBS generation and error detection above 10 Gb/s using a monolithic Si bipolar IC , 1994 .

[5]  Beomsup Kim,et al.  A low-noise, 900-MHz VCO in 0.6-/spl mu/m CMOS , 1999 .

[6]  B. Karajica,et al.  A 72 Gb/s 2/sup 31/-1 PRBS generator in SiGe BiCMOS technology , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  J.K. Notthoff,et al.  A 3.3-V 21-Gb/s PRBS generator in AlGaAs/GaAs HBT technology , 1999, IEEE Journal of Solid-State Circuits.

[8]  Wei-Zen Chen,et al.  A parallel multi-pattern PRBS generator and BER tester for 40/sup +/ Gbps Serdes applications , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[9]  Kamilo Feher,et al.  Telecommunications Measurements, Analysis, and Instrumentation , 1987 .

[10]  Hans-Dieter Wohlmuth,et al.  A low power 13-Gb/s 2/sup 7/-1 pseudo random bit sequence generator IC in 120 nm bulk CMOS , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[11]  M. Wurzer,et al.  40 Gbit/s 2/sup 7/-1 PRBS generator IC in SiGe bipolar technology , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.

[12]  U. Langmann,et al.  A 12.5 Gb/s Si bipolar IC for PRBS generation and bit error detection up to 25 Gb/s , 1993 .

[13]  Mounir Meghelli,et al.  45-Gb/s SiGe BiCMOS PRBS generator and PRBS checker [pseudorandom bit sequence] , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[14]  R. Malasani,et al.  A SiGe 10-Gb/s multi-pattern bit error rate tester , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.