A Novel Sequence Generation Approach to Diagnose Faults in Reconfigurable Scan Networks

With the complexity of nanoelectronic devices rapidly increasing, an efficient way to handle large number of embedded instruments became a necessity. The IEEE 1687 standard was introduced to provide flexibility in accessing and controlling such instrumentation through a reconfigurable scan chain. Nowadays, together with testing the system for defects that may affect the scan chains themselves, the diagnosis of such faults is also important. This article proposes a method for generating stimuli to precisely identify permanent high-level faults in a IEEE 1687 reconfigurable scan chain: the system is modeled as a finite state automaton where faults correspond to multiple incorrect transitions; then, a dynamic greedy algorithm is used to select a sequence of inputs able to distinguish between all possible faults. Experimental results on the widely-adopted ITC'02 and ITC'16 benchmark suites, as well as on synthetically generated circuits, clearly demonstrate the applicability and effectiveness of the proposed approach: generated sequences are two orders of magnitude shorter compared to previous methodologies, while the computational resources required remain acceptable even for larger benchmarks.

[1]  Jennifer Dworak,et al.  Don't forget to lock your SIB: hiding instruments using P1687 , 2013, 2013 IEEE International Test Conference (ITC).

[2]  Farrokh Ghani Zadegan,et al.  Access Time Analysis for IEEE P1687 , 2012, IEEE Transactions on Computers.

[3]  Edward J. McCluskey,et al.  ATPG for scan chain latches and flip-flops , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[4]  Sergei Devadze,et al.  Effective Scalable IEEE 1687 Instrumentation Network for Fault Management , 2013, IEEE Design & Test.

[5]  Yu Hu,et al.  Diagnosis and Layout Aware (DLA) scan chain stitching , 2013, 2013 IEEE International Test Conference (ITC).

[6]  TingTing Hwang,et al.  Utilizing circuit structure for scan chain diagnosis , 2013, 2013 18th IEEE European Test Symposium (ETS).

[7]  Bernd Becker,et al.  Formal verification of secure reconfigurable scan network infrastructure , 2016, 2016 21th IEEE European Test Symposium (ETS).

[8]  Alfred L. Crouch,et al.  Making it harder to unlock an LSIB: Honeytraps and misdirection in a P1687 network , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  Rene Krenz-Baath,et al.  Upper-bound computation for optimal retargeting in IEEE1687 networks , 2016, 2016 IEEE International Test Conference (ITC).

[10]  Matteo Sonza Reorda,et al.  A suite of IEEE 1687 benchmark networks , 2016, 2016 IEEE International Test Conference (ITC).

[11]  Pascal Raiola,et al.  Specification and verification of security in reconfigurable scan networks , 2017, 2017 22nd IEEE European Test Symposium (ETS).

[12]  Giovanni Squillero,et al.  A New Technique to Generate Test Sequences for Reconfigurable Scan Networks , 2018, 2018 IEEE International Test Conference (ITC).

[13]  Melvin A. Breuer,et al.  A universal test sequence for CMOS scan registers , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[14]  Giovanni Squillero,et al.  An Evolutionary Technique for Reducing the Duration of Reconfigurable Scan Network Test , 2018, 2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[15]  Matteo Sonza Reorda,et al.  Test of Reconfigurable Modules in Scan Networks , 2018, IEEE Transactions on Computers.

[16]  Hans-Joachim Wunderlich,et al.  Structure-Oriented Test of Reconfigurable Scan Networks , 2017, 2017 IEEE 26th Asian Test Symposium (ATS).

[17]  Hans-Joachim Wunderlich,et al.  Reconfigurable Scan Networks: Modeling, Verification, and Optimal Pattern Generation , 2015, TODE.

[18]  Erik Jan Marinissen,et al.  A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.

[19]  Sergei Devadze,et al.  Reliable health monitoring and fault management infrastructure based on embedded instrumentation and IEEE 1687 , 2016, 2016 IEEE AUTOTESTCON.

[20]  Huajun Chen,et al.  A scan chain optimization method for diagnosis , 2015, 2015 33rd IEEE International Conference on Computer Design (ICCD).

[21]  Matteo Sonza Reorda,et al.  Automatic generation of stimuli for fault diagnosis in IEEE 1687 networks , 2016, 2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS).

[22]  Rohit Kapur,et al.  Scan Chain Masking for Diagnosis of Multiple Chain Failures in a Space Compaction Environment , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Yu Huang,et al.  Distributed dynamic partitioning based diagnosis of scan chain , 2013, 2013 IEEE 31st VLSI Test Symposium (VTS).

[24]  Pascal Raiola,et al.  Online prevention of security violations in reconfigurable scan networks , 2018, 2018 IEEE 23rd European Test Symposium (ETS).

[25]  Irith Pomeranz,et al.  On the Detectability of Scan Chain Internal Faults An Industrial Case Study , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[26]  Matteo Sonza Reorda,et al.  On the testability of IEEE 1687 networks , 2015, 2015 IEEE 24th Asian Test Symposium (ATS).

[27]  Farrokh Ghani Zadegan,et al.  Design automation for IEEE P1687 , 2011, 2011 Design, Automation & Test in Europe.

[28]  Hans-Joachim Wunderlich,et al.  Securing Access to Reconfigurable Scan Networks , 2013, 2013 22nd Asian Test Symposium.

[29]  Wu-Tung Cheng,et al.  Survey of Scan Chain Diagnosis , 2008, IEEE Design & Test of Computers.