Foreground detection and image segmentation in a flexible ASVP platform for FPGAs

This demonstration shows an early prototype of low-level image processing to be used in an embedded smart camera, that is foreground detection and image segmentation. The example uses camera with resolution 640×480 pixels for input images processed at 100MHz in the FPGA. The input can be easily extended to higher resolutions. The processed output is displayed on LCD screen.

[1]  Petr Honzík,et al.  The architecture and the technology characterization of an FPGA-based customizable Application-Specific Vector Processor , 2012, 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[2]  François Berry,et al.  Smart Cameras: Technologies and Applications , 2009 .

[3]  Petr Honzík,et al.  Reducing Instruction Issue Overheads in Application-Specific Vector Processors , 2012, 2012 15th Euromicro Conference on Digital System Design.