Optimized automatic target recognition algorithm on scalable Myrinet/field programmable array nodes

Automatic target recognition (ATR) in synthetic aperture radar (SAR) imagery often requires billions of operations per second. This paper describes a compact scalable system developed at Myricom for high-performance implementation of the template-based SAR ATR algorithms developed by Sandia National Laboratories. The Myricom system is mapped on the multiple concurrent field programmable array (FPGA) computing nodes connected by Myrinet. These FPGA nodes achieve high efficiency, through the exploitation of the unique characteristics of the ATR algorithm in FPGA. The contributions of this paper are the descriptions of the architectural designs for the ATR system on the scalable FPGA nodes.

[1]  Doug Doerfler 1 Scalable , Network-Connected , Reconfigurable , Hardware Accelerators for an Automatic-Target-Recognition Application , 1998 .

[2]  Young Cho,et al.  Scalable network based FPGA accelerators for an automatic target recognition application , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[3]  Charles L. Seitz,et al.  Multicomputers: message-passing concurrent computers , 1988, Computer.

[4]  P.M. Athanas,et al.  Real-Time Image Processing on a Custom Computing Platform , 1995, Computer.

[5]  Brad Hutchings,et al.  RRANN: the run-time reconfiguration artificial neural network , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[6]  Joseph B. Evans,et al.  FPGA IMPLEMENTATION OF DIGITAL FILTERS , 1997 .

[7]  William H. Mangione-Smith,et al.  High-performance automatic target recognition through data-specific VLSI , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Mark Shand,et al.  Fast implementations of RSA cryptography , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.