Gate Tunnel Current Calculation for NMOSFET Based on Deep Sub-Micron Effects

Aggressive scaling of MOS devices requires use of ultra-thin gate oxides to maintain a reasonable short channel effect and to take the advantage of higher density, high speed, lower cost etc. Such thin oxides give rise to high electric fields, resulting in considerable gate tunneling current through gate oxide in nano regime. Consequently, accurate analysis of gate tunneling current is very important especially in context of low power application. In this paper, a simple and efficient analytical model has been developed for channel and source/drain overlap region gate tunneling current through ultra thin gate oxide n-channel MOSFET with inevitable deep submicron effect (DSME).The results obtained have been verified with simulated and reported experimental results for the purpose of validation. It is shown that the calculated tunnel current is well fitted to the measured one over the entire oxide thickness range. The proposed model is suitable enough to be used in circuit simulator due to its simplicity. It is observed that neglecting deep sub-micron effect may lead to large error in the calculated gate tunneling current. It is found that temperature has almost negligible effect on gate tunneling current. It is also reported that gate tunneling current reduces with the increase of gate oxide thickness. The impact of source/drain overlap length is also assessed on gate tunneling current. Keywords—Gate tunneling current, analytical model, gate dielectrics, non uniform poly gate doping, MOSFET, fringing field effect and image charges.

[1]  S. Tiwari,et al.  Self‐consistent modeling of accumulation layers and tunneling currents through very thin oxides , 1996 .

[2]  Daniel Mathiot,et al.  Accounting for quantum mechanical effects from accumulation to inversion, in a fully analytical surface-potential-based MOSFET model , 2004 .

[3]  S. Sze,et al.  Metal‐Semiconductor Contacts , 2006 .

[4]  Zhiping Yu,et al.  Impact of gate direct tunneling current on circuit performance: a simulation study , 2001 .

[5]  Chenming Hu,et al.  Ultra-thin silicon dioxide leakage current and scaling limit , 1992, 1992 Symposium on VLSI Technology Digest of Technical Papers.

[6]  C. Hu,et al.  Hole injection SiO/sub 2/ breakdown model for very low voltage lifetime extrapolation , 1994 .

[7]  G. Gildenblat,et al.  A surface potential-based compact model of n-MOSFET gate-tunneling current , 2004, IEEE Transactions on Electron Devices.

[8]  A. Tasch,et al.  Modeling gate leakage current in nMOS structures due to tunneling through an ultra-thin oxide , 1998 .

[9]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[10]  Simon M. Sze,et al.  Physics of semiconductor devices / S.M. Sze , 1981 .

[11]  Robert W. Dutton,et al.  Dopant profile and gate geometric effects on polysilicon gate depletion in scaled MOS , 2002 .

[12]  C. Hu,et al.  Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction- and valence-band electron and hole tunneling , 2001 .

[13]  A J Peter.  CALCULATION OF TRANSMISSION TUNNELING CURRENT ACROSS ARBITRARY POTENTIAL BARRIERS , 2008 .

[14]  Y. Taur,et al.  Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's , 1997, IEEE Electron Device Letters.

[15]  Chenming Hu,et al.  Modeling gate and substrate currents due to conduction- and valence-band electron and hole tunneling [CMOS technology] , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[16]  Tahir Ghani,et al.  Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).