Topological routing to maximize routability for package substrate

Compared with on-chip routers, the existing commercial tools for off-chip routing have a much lower routability and often result in a large number of unrouted nets for manual routing. In this paper, we develop an effective, yet efficient, substrate routing algorithm, applying dynamic pushing to alleviate the net ordering problem and reordering and rerouting for further wire length and congestion reduction. Compared with an industrial design tool that leaves 936 nets unrouted for nine industrial designs with a total of 6100 nets, our algorithm reduces the unrouted nets to 212, a 4.5-times net number reduction and practically more design time reduction.

[1]  Chia-Chun Tsai,et al.  NEWS: a net-even-wiring system for the routing on a multilayer PGA package , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Chia-Chun Tsai,et al.  An automatic router for the pin grid array package , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[3]  Frank Bossen,et al.  Anisotropic Mesh Generation with Particles. , 1996 .

[4]  Atsushi Takahashi,et al.  A global routing method for 2-layer ball grid array packages , 2005, ISPD '05.

[5]  Wayne Wei-Ming Dai,et al.  Pin assignment and routing on a single-layer Pin Grid Array , 1995, ASP-DAC '95.

[6]  Wayne Wei-Ming Dai,et al.  SURF: rubber-band routing system for multichip modules , 1993, IEEE Design & Test of Computers.

[7]  Wayne Wei-Ming Dai,et al.  Interchangeable pin routing with application to package layout , 1996, Proceedings of International Conference on Computer Aided Design.

[8]  Yao-Wen Chang,et al.  An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design , 2007, 2007 44th ACM/IEEE Design Automation Conference.