A CMOS Class-D Line Driver Employing a Phase-Locked Loop Based PWM Generator

A Class-D line driver that utilizes a phase-locked loop (PLL) for PWM generation is presented. The principle of operation and implementation details relating to loop stability, linearity and noise performance are analyzed. An implementation is presented in a 130 nm CMOS process. The amplifier can deliver 1.2 W into a 6.8 Ω load with a 4.8 V power supply. The architecture eliminates the requirements for a high-quality carrier generator and a high-speed voltage comparator that are often required in PWM implementations. It can achieve a THD of -65 dB, for a sinusoidal input with a frequency of 60 kHz, while employing a switching frequency that can be as high as 20 MHz. The peak efficiency is 83% for output power larger than 1 W for a switching frequency of 10 MHz. The die area is 2.25 mm2.

[1]  K. Sweetland,et al.  Integrated stereo /spl Delta//spl Sigma/ class D amplifier , 2005, IEEE Journal of Solid-State Circuits.

[2]  Karsten Nielsen,et al.  A Review and Comparison of Pulse-Width Modulation (PWM) Methods for Analog and Digital Input Switching Power Amplifiers , 1997 .

[3]  Yannis P. Tsividis.  Event-driven data acquisition and continuous-time digital signal processing , 2010, IEEE Custom Integrated Circuits Conference 2010.

[4]  M. Berkhout,et al.  An integrated 200W class D audio amplifier , 2003, Proceedings of the 28th European Solid-State Circuits Conference.

[5]  G. Burra,et al.  A 700+-mW class D design with direct battery hookup in a 90-nm process , 2005, IEEE Journal of Solid-State Circuits.

[6]  R. Adams,et al.  Integrated stereo ΔΣ class D amplifier , 2005, IEEE J. Solid State Circuits.

[7]  Ranjit Gharpurey,et al.  Phase-locked loop based PWM wireless transmitter , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[8]  Ranjit Gharpurey,et al.  Design and Analysis of a Self-Oscillating Class D Audio Amplifier Employing a Hysteretic Comparator , 2011, IEEE Journal of Solid-State Circuits.

[9]  M.H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time $\Delta\Sigma$ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 $\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[10]  Xicheng Jiang,et al.  A 120 dB Dynamic Range 400 mW Class-D Speaker Driver With Fourth-Order PWM Modulator , 2010, IEEE Journal of Solid-State Circuits.

[11]  D. Grant,et al.  Efficiency of low power audio amplifiers and loudspeakers , 2001, IEEE Trans. Consumer Electron..

[12]  S. Sanders,et al.  An Analog CMOS Double-Edge Multi-Phase Low-Latency Pulse Width Modulator , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[13]  E. Roza,et al.  Analog-to-digital conversion via duty-cycle modulation , 1997 .

[14]  Michael H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time � ADC With VCO-Based Integrator and Quantizer Implemented in 0 . 13 � m CMOS , 2009 .

[15]  Wayne Chen,et al.  A filter free class D audio amplifier with 86% power efficiency , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[16]  V.G. Oklobdzija,et al.  Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.