Circuit/architecture for low-power high-performance 32-bit adder

A novel 32-bit adder has been designed using a Conditional Sum Adder (CSA) architecture and CPL-like logic implementation. The new implementation outperforms several architectures such as CLA, CS and Manchester which use the CMOS circuit styles (CPL, DPL, TG, static-conventional) in terms of power and speed. This is verified for a range of power supply voltage from 3.3 V down to 1 V. The comparison is carried out for two designs, minimum size and optimized speed.

[1]  Earl E. Swartzlander,et al.  Estimating the power consumption of CMOS adders , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.

[2]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[3]  A. Bellaouar,et al.  A 1-V low-power high-performance 32-bit conditional sum adder , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.