Jitter in ring oscillators

This paper describes a theoretical framework for analyzing and predicting jitter in ring oscillators. These oscillators are becoming more popular in low jitter applications, but the mechanisms underlying their jitter performance have been poorly understood. A comparison with analysis techniques for harmonic and relaxation oscillators shows that a different approach is needed to design for low jitter in rings. The approach taken is in the time domain, considering each delay stage to add a uniform amount of phase in a varying an amount of time. The theory is applied to experimental results from ring oscillators of several different lengths.<<ETX>>

[1]  Chris J. M. Verhoeven,et al.  First order oscillators , 1990 .

[2]  R. Wojtyna,et al.  Contribution to the linear theory of frequency stability of RC oscillators , 1986 .

[3]  Asad A. Abidi,et al.  A 300-MHz CMOS voltage-controlled ring oscillator , 1990 .

[4]  A. Brokaw,et al.  A simple three-terminal IC bandgap reference , 1974 .

[5]  Chris J. M. Verhoeven,et al.  A new low-noise 100-MHz balanced relaxation oscillator , 1990 .

[6]  Chak Chie,et al.  Performance Measures for Phase-Locked Loops - A Tutorial , 1982, IEEE Transactions on Communications.

[7]  W. D. Llewellyn,et al.  A 33mb/s Data Synchronizing Phase-locked-loop Circuit , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[8]  Chris J. M. Verhoeven.  A high-frequency electronically tunable quadrature oscillator , 1992 .

[9]  R. Wojtyna.  Long-term and short-term frequency stabilities in sinusoidal oscillators , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[10]  Behzad Razavi.  A Monolithic 480 Mb/s Parallel AGC/Decision/ClockRecovery Circuit in 1.2m CMOS , 1996 .

[11]  D. Leeson.  A simple model of feedback oscillator noise spectrum , 1966 .

[12]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[13]  F. Gardner,et al.  Self-Noise in Synchronizers , 1980, IEEE Trans. Commun..

[14]  Marcel J. E. Golay.  Monochromaticity and Noise in a Regenerative Electrical Oscillator , 1960, Proceedings of the IRE.

[15]  K. Thompson,et al.  A 16 Mb/s data detector and timing recovery circuit for token ring LAN , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[16]  Floyd M. Gardner,et al.  Phaselock techniques , 1984, IEEE Transactions on Systems, Man, and Cybernetics.

[17]  B.L. Thompson,et al.  A BiCMOS receive/transmit PLL pair for serial data communication , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[18]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[19]  K. W. Martin,et al.  A 6-GHz integrated phase-locked loop using AlGaAs/GaAs heterojunction bipolar transistors , 1992 .

[20]  Charles G. Sodini,et al.  A 200-MHz CMOS phase-locked loop with dual phase detectors , 1989 .

[21]  Yoshifumi Nishio,et al.  Mutually coupled oscillators with an extremely large number of steady states , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[22]  Beomsup Kim,et al.  PLL/DLL system noise analysis for low jitter clock synthesizer design , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[23]  W.G. Garrett,et al.  A 50 MHz phase- and frequency-locked loop , 1979, IEEE Journal of Solid-State Circuits.

[24]  L. Casperson.  Complicated oscillations in simple networks , 1989, IEEE International Symposium on Circuits and Systems,.

[25]  W. A. Edson.  Noise in Oscillators , 1960, Proceedings of the IRE.

[26]  D. W. Allan,et al.  Statistics of atomic frequency standards , 1966 .

[27]  Tae-Ju Lee,et al.  A 155-MHz clock recovery delay- and phase-locked loop , 1992 .

[28]  W.M.C. Sansen,et al.  A wide-band current-controlled oscillator using bipolar-JFET technology , 1980, IEEE Journal of Solid-State Circuits.

[29]  Patrick R. Trischitta,et al.  The Jitter Tolerance of Fiber Optic Regenerators , 1987, IEEE Trans. Commun..

[30]  A. Abidi,et al.  A 30MHz voltage-controlled oscillator with 0.17% linearity , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[31]  K. W. Martin,et al.  High-speed voltage-controlled oscillator with quadrature outputs , 1991 .

[32]  M. Franz,et al.  A 240mhz Phase-locked-loop Circuit Implemented As A Standard Macro On Cmos Sog Gate Arrays , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[33]  R. Eugene Stuffle,et al.  New approaches to computer-aided determination of oscillator frequency sensitivities , 1980 .

[34]  B. Lai,et al.  A Monolithic 622Mb/s Clock Extraction Data Retiming Circuit , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[35]  W. Bennett.  Methods of Solving Noise Problems , 1956, Proceedings of the IRE.

[36]  Behzad Razavi.  Startup and Frequency Stability in HighFrequency Oscillators , 1996 .

[37]  Asad A. Abidi,et al.  MOS decision and clock-recovery circuits for Gb/s optical-fiber receivers , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[38]  J. Rutman.  Characterization of phase and frequency instabilities in precision frequency sources: Fifteen years of progress , 1978, Proceedings of the IEEE.

[39]  Steven Harris.  The Effects of Sampling Clock Jitter on Nyquist Sampling Analog-to-Digital Converters, and on Oversampling Delta-Sigma ADCs , 1990 .

[40]  V. Kroupa,et al.  Noise Properties of PLL Systems , 1982, IEEE Trans. Commun..

[41]  I. Ikushima,et al.  A low-power 128-MHz VCO for monolithic PLL ICs , 1988 .

[42]  E.H. Armstrong,et al.  A method of reducing disturbances in radio signaling by a system of frequency modulation , 1936, Proceedings of the IEEE.

[43]  C. Audoin,et al.  Characterization of Frequency Stability: Uncertainty due to the Finite Number of Measurements , 1973 .

[44]  L. Dugoujon,et al.  A 622 Mb/s line terminator for the ATM network , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[45]  Charles A. Zukowski,et al.  Jitter due to signal history in digital logic circuits and its control strategies , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[46]  N.M. Nguyen,et al.  A 1.8 GHz monolithic LC voltage-controlled oscillator , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[47]  A. A. Abidi,et al.  A 30-MHz low-jitter high-linearity CMOS voltage-controlled oscillator , 1987 .

[48]  G. K. Montress,et al.  Extremely Low Phase Noise SAW Resonator Oscillator Design and Performance , 1987, IEEE 1987 Ultrasonics Symposium.

[49]  William D. Roehr,et al.  Switching transistor handbook , 1975 .

[50]  J. M. Steininger,et al.  A 45-mhz Cmos Phase/frequency-locked Loop Timing Recovery Circuit , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[51]  Mihai Banu,et al.  MOS oscillators with multi-decade tuning range and gigahertz maximum speed , 1988 .

[52]  Beomsup Kim,et al.  Analysis of timing jitter in CMOS ring oscillators , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[53]  Robert G. Meyer,et al.  A 1.8-GHz monolithic LC voltage-controlled oscillator , 1992 .

[54]  Leon O. Chua,et al.  Synchronization and chaos , 1983 .

[55]  R. Croughwell,et al.  A 52MHz And 155MHz Clock-recovery PLL , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[56]  A. Blaquiere,et al.  Nonlinear effects of noise in electronic clocks , 1963 .

[57]  J.G. Simmons,et al.  An analytical treatment of the performance of submicrometer FET logic , 1985, IEEE Journal of Solid-State Circuits.

[58]  J. F. Kukielka,et al.  A high-frequency temperature-stable monolithic VCO , 1981, IEEE Journal of Solid-State Circuits.

[59]  P. O'Connor,et al.  A PLL-based 2.5-Gb/s GaAs clock and data regenerator IC , 1991 .

[60]  Chak Ming Chie,et al.  Theory of oscillator instability based upon structure functions , 1976, Proceedings of the IEEE.

[61]  T. Saito.  A chaos generator based on a quasi-harmonic oscillator , 1985 .

[62]  Steven Harris.  How to achieve optimum performance from delta-sigma A/D and D/A converters , 1993 .

[63]  Behzad Razavi.  A 200MHz CMOS PhaseLocked Loop with Dual Phase Detectors , 1996 .

[64]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .

[65]  Mohamed I. Elmasry,et al.  An accurate analytical propagation delay model for high-speed CML bipolar circuits , 1994 .

[66]  T. Teichmann,et al.  The Measurement of Power Spectra , 1960 .

[67]  M. Negahban,et al.  A two-chip CMOS read channel for hard-disk drives , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[68]  B. Stevens,et al.  Improvements in the theory and design of RC oscillators , 1971 .

[69]  Mihai Banu,et al.  A 660 Mb/s CMOS clock recovery circuit with instantaneous locking for NRZ data and burst-mode transmission , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[70]  A. Tykulsky,et al.  Spectral measurements of oscillators , 1966 .

[71]  A. Abidi,et al.  Noise in relaxation oscillators , 1983 .

[72]  A. Bilotti,et al.  Noise characteristics of current mirror sinks/sources , 1975 .

[73]  M. G. Johnson,et al.  A Variable Delay Line Phase Locked Loop For Cpu-coprocessor Synchronization , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[74]  D.-L. Chen,et al.  A single-chip 266 Mb/s CMOS transmitter/receiver for serial data communications , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[75]  James A. Mullen,et al.  Background Noise in Nonlinear Oscillators , 1960, Proceedings of the IRE.

[76]  A. A. Abidi,et al.  Gigahertz voltage-controlled ring oscillator , 1986 .

[77]  R. Poujois,et al.  A new approach for noise simulation in transient analysis , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[78]  R. N. Lincoln,et al.  Short-term frequency stability: Characterization, theory, and measurement , 1972 .

[79]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz lock range for microprocessors , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[80]  John A. McNeill,et al.  Interpolating ring VCO with V-to-f linearity compensation , 1994 .

[81]  A. Sempel,et al.  A fully-integrated HIFI PLL FM-demodulator , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[82]  Randy H. Katz,et al.  Design of PLL-based clock generation circuits , 1987 .