Improving the Hit Rates of Level-0 Data Cache for Energy-Efficient Embedded Processors