Low-k/copper integration scheme suitable for ULSI manufacturing from 90nm to 45nm nodes

This paper discusses low-k/copper integration schemes which has been in production in the 90 nm node, have been developed in the 65 nm node, and should be taken in the 45 nm node. While our baseline 65 nm BEOL process has been developed by extension and simple shrinkage of our PECVD SiCOH integration which has been in production in the 90 nm node with our SiCOH film having k=3.0, the 65 nm SiCOH integration has two other options to go to extend to lower capacitance. One is to add porosity to become ultra low-k (ULK). The other is to stay with low-k SiCOH, which is modified to have a "lower-k". The effective k- value attained with the lower-k (k=2.8) SiCOH processed in the "Direct CMP" scheme is very close to that with an ULK (k=2.5) SiCOH film built with the "Hard Mask Retention" scheme. This paper first describes consideration of these two damascene schemes, whose comparison leads to the conclusion that the lower-k SiCOH integration can have more advantages in terms of process simplicity and extendibility of our 90 nm scheme under certain assumptions. Then describing the k=2.8 SiCOH film development and its successful integration, damascene schemes for 45nm nodes are discussed based on our learning from development of the lower-k 65nm scheme. Capability of modern dry etchers to define the finer patterns, non-uniformity of CMP, and susceptibility to plasma and mechanical strength and adhesion of ULK are discussed as factors to hamper the applicability of ULK.

[1]  Hidenobu Miyamoto,et al.  Stopper-less hybrid low-k/Cu DD structure fabrication combined with low-k CMP , 2002, Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519).

[2]  H. Shibata,et al.  A plasma damage resistant ultra low-k hybrid dielectric structure for 45nm node copper dual-damascene interconnects , 2004, Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729).

[3]  M.S. Liang,et al.  Reliability and conduction mechanism study on organic ultra low-k (k=2.2) for 65/45 nm hybrid Cu damascene technology , 2005, Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005..

[4]  Hideki Shibata,et al.  Highly reliable Cu/low-k dual-damascene interconnect technology with hybrid (PAE/SiOC) dielectrics for 65 nm-node high performance eDRAM , 2003, Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695).

[5]  J. Gill,et al.  Reliability, yield, and performance of a 90 nm SOI/Cu/SiCOH technology , 2004, Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729).

[6]  N. Klymko,et al.  Optimization of SiCOH dielectrics for integration in a 90nm CMOS technology , 2004, Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729).

[7]  J. Gill,et al.  Comprehensive reliability evaluation of a 90 nm CMOS technology with Cu/PECVD low-k BEOL , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[8]  R. Nakata,et al.  The application of simultaneous ebeam cure methods for 65 nm node Cu/low-k technology with hybrid (PAE/MSX) structure , 2004, Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729).

[9]  S. Nakai,et al.  45 nm-node BEOL integration featuring porous-ultra-low-k/Cu multilevel interconnects , 2005, Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005..

[10]  Mong-Song Liang,et al.  BEOL process integration of 65nm Cu/low k interconnects , 2004, Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729).

[11]  N. Nakamura,et al.  A manufacturable copper/low-k SiOC/SiCN process technology for 90 nm-node high performance eDRAM , 2002, Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519).

[12]  J. Gill,et al.  BEOL process integration with Cu/SiCOH (k=2.8) low-k interconnects at 65 nm groundrules , 2005, Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005..

[13]  M. Bohr,et al.  A 90nm high volume manufacturing logic technology featuring Cu metallization and CDO low-k ILD interconnects on 300 mm wafers , 2004, Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729).

[14]  T. Nakamura,et al.  Robust multilevel interconnects with a nano-clustering porous low-k (k<2.3) , 2004, Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729).

[15]  H. Shibata,et al.  Integration of Cu/low-k dual-damascene interconnects with a porous PAE/SiOC hybrid structure for 65 nm-node high performance eDRAM , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[16]  J. Meindl,et al.  Wafer-level microfluidic cooling interconnects for GSI , 2005, Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005..

[17]  Yoshihiro Hayashi,et al.  Cu dual damascene interconnects in porous organosilica film with organic hard-mask and etch-stop layers for 70 nm-node ULSIs , 2002, Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519).

[18]  H. Shichijo,et al.  Impact of interconnect technology scaling on SOC design methodologies , 2005, Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005..