Area-Delay-Power Efficient Fixed-Point LMS Adaptive Filter With Low Adaptation-Delay

In this paper, we present an efficient architecture for the implementation of a delayed least mean square adaptive filter. For achieving lower adaptation-delay and area-delay-power efficient implementation, we use a novel partial product generator and propose a strategy for optimized balanced pipelining across the time-consuming combinational blocks of the structure. From synthesis results, we find that the proposed design offers nearly 17% less area-delay product (ADP) and nearly 14% less energy-delay product (EDP) than the best of the existing systolic structures, on average, for filter lengths N=8, 16, and 32. We propose an efficient fixed-point implementation scheme of the proposed architecture, and derive the expression for steady-state error. We show that the steady-state mean squared error obtained from the analytical result matches with the simulation result. Moreover, we have proposed a bit-level pruning of the proposed architecture, which provides nearly 20% saving in ADP and 9% saving in EDP over the proposed structure before pruning without noticeable degradation of steady-state-error performance.

[1]  Romuald Rocher,et al.  Accuracy evaluation of fixed-point LMS algorithm , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[2]  Lok-Kee Ting,et al.  High Speed FPGA-Based Implementations of Delayed-LMS Filters , 2005, J. VLSI Signal Process..

[3]  Mathias Faust,et al.  Minimal Logic Depth adder tree optimization for Multiple Constant Multiplication , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[4]  Scott C. Douglas,et al.  A pipelined LMS adaptive FIR filter architecture without adaptation delay , 1998, IEEE Trans. Signal Process..

[5]  K. Johansson.  Low Power and Low Complexity Shift-and-Add Based Computations , 2008 .

[6]  Pramod Kumar Meher,et al.  A high-speed FIR adaptive filter architecture using a modified delayed LMS algorithm , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[7]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[8]  Levent Aksoy,et al.  Optimization of Area and Delay at Gate-Level in Multiple Constant Multiplications , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[9]  Bernard Widrow,et al.  Least-Mean-Square Adaptive Filters: Haykin/Least-Mean-Square Adaptive Filters , 2005 .

[10]  Sang Yoon Park,et al.  Low adaptation-delay LMS adaptive filter part-I: Introducing a novel multiplication cell , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[11]  Uwe Meyer-Baese,et al.  A Comparison of Pipelined RAG-n and DA FPGA-based Multiplierless Filters , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[12]  Peter Zipf,et al.  High speed low complexity FPGA-based FIR filters using pipelined adder graphs , 2011, 2011 International Conference on Field-Programmable Technology.

[13]  Lok-Kee Ting,et al.  Virtex FPGA implementation of a pipelined adaptive LMS predictor for electronic support measures receivers , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Bernard Widrow,et al.  Least-mean-square adaptive filters , 2003 .

[15]  Sang Yoon Park,et al.  Critical-Path Analysis and Low-Complexity Implementation of the LMS Adaptive Algorithm , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Sang Yoon Park,et al.  Low adaptation-delay LMS adaptive filter part-II: An optimized architecture , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[17]  S. Ramanathan,et al.  A systolic architecture for LMS adaptive filtering with minimal adaptation delay , 1996, Proceedings of 9th International Conference on VLSI Design.

[18]  Dharma P. Agrawal,et al.  A high sampling rate delayed LMS filter architecture , 1993 .

[19]  D. P. Agrawal,et al.  A modular pipelined implementation of a delayed LMS transversal adaptive filter , 1990, IEEE International Symposium on Circuits and Systems.

[20]  S. Thomas Alexander,et al.  Adaptive Signal Processing , 1986, Texts and Monographs in Computer Science.

[21]  Fuyun Ling,et al.  Corrections to 'The LMS algorithm with delayed coefficient adaptation' , 1992, IEEE Trans. Signal Process..

[22]  Raziel Haimi-Cohen,et al.  A systolic array realization of an LMS adaptive filter and the effects of delayed adaptation , 1992, IEEE Trans. Signal Process..

[23]  S. Haykin,et al.  Adaptive Filter Theory , 1986 .

[24]  Fuyun Ling,et al.  The LMS algorithm with delayed coefficient adaptation , 1989, IEEE Trans. Acoust. Speech Signal Process..

[25]  Ryan Kastner,et al.  Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs , 2010, Int. J. Reconfigurable Comput..

[26]  C. Caraiscos,et al.  A roundoff error analysis of the LMS adaptive algorithm , 1984 .

[27]  Lan-Da Van,et al.  An efficient systolic architecture for the DLMS adaptive filter and its applications , 2001 .

[28]  Levent Aksoy,et al.  Optimization of gate-level area in high throughput Multiple Constant Multiplications , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[29]  Hitoshi Kiya,et al.  Pipelined LMS adaptive filter using a new look-ahead transformation , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[30]  Sang Yoon Park,et al.  Low-Power, High-Throughput, and Low-Area Adaptive FIR Filter Based on Distributed Arithmetic , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.